An Alternative LRU Hardware Implementation Based On Multiplexer
碩士 === 國立中興大學 === 資訊科學系所 === 94 === Abstract In an embedded processor, in order to lower power consumption, it needs to reduce cache misses that cause the data exchange between the cache memory and the DRAM memory. Since DRAM is off-chip, the power consumption of accessing the off-chip DRAM is abo...
Main Authors: | Chia-Chou Tsai, 蔡佳洲 |
---|---|
Other Authors: | 張延任 |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/ux499p |
Similar Items
-
The Implementation and Evaluation of LRU/LFU Hybrid Cache Replacement Policy
by: Wang-jun Lai, et al.
Published: (2006) -
Modeling cache performance beyond LRU
by: Beckmann, Nathan Zachary, et al.
Published: (2018) -
LRU-SAI: the use of LRU algorithm with separation of active and inactive pages to improve solid state storage device performance
by: Yu, Jingyi
Published: (2010) -
Cross-reactivity of antibodies against leptospiral recurrent uveitis-associated proteins A and B (LruA and LruB) with eye proteins.
by: Ashutosh Verma, et al.
Published: (2010-08-01) -
THE MINIMIZATING OF LOGICAL SCHEME FOR IMPLEMENTATION OF PSEUDO LRU BY INTER-TYPE TRANSITION IN TRIGGER STRUCTURES
by: Вадим Олексійович Пуйденко, et al.
Published: (2020-04-01)