FPGA Implementations of High Speed Sequential and Fully Pipelining AES Modules

FPGA Implementations of High Speed Sequential and Fully Pipelining AES Modules

碩士 === 國立中興大學 === 電機工程學系所 === 94 === Due to the universal applications of wireless networks, the security of data becomes more and more important. Nation Institute of standards and Technology (NIST) was announced an advanced encryption standard (AES) to become the new encryption and decryption stand...

Full description

Bibliographic Details
Main Authors:	Jun-Kui Huang, 黃俊魁
Other Authors:	范志鵬
Format:	Others
Language:	zh-TW
Published:	2006
Online Access:	http://ndltd.ncl.edu.tw/handle/04835919834779717673

Similar Items

A Low Area High Speed FPGA Implementation of AES Architecture for Cryptography Application
by: Thanikodi Manoj Kumar, et al.
Published: (2021-08-01)

An FPGA Implementation of the AES Cipher
by: Wei-Hao Chen, et al.
Published: (2015)

PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC
by: Rahimunnisa K., et al.
Published: (2013-12-01)

Low Area with High Speed 32-Bit AES Design in FPGA
by: Yi-Cheng Chen, et al.
Published: (2009)

FPGA Implementation of a fully-automatic, high-speed and high-precision frequency counter
by: Ming-hung Chou, et al.
Published: (2011)

Implementation of AES encoder/decoder with FPGA
by: Hao-Ming Chang, et al.
Published: (2008)

FPGA implementation of hardware architecture with AES encryptor using sub-pipelined S-box techniques for compact applications
by: C. Arul Murugan, et al.
Published: (2020-10-01)

Hardware Implementation of AES Algorithm using FPGA
by: Yuhmime, et al.
Published: (2006)

Energy Efficiency Analysis and Implementation of AES on an FPGA
by: Kenney, David
Published: (2009)

Energy Efficiency Analysis and Implementation of AES on an FPGA
by: Kenney, David
Published: (2009)

FPGA IMPLEMENTATION OF AES BY THE STATE MACHINE METHOD
by: Chun-Lin Chen, et al.
Published: (2010)

AES development in FPGA
by: Horacio A. Villagarcía Wanza
Published: (2006-10-01)

An FPGA design and implementation of the AES in OCB mode of operation
by: Yu-Tang Chang, et al.
Published: (2005)

FPGA DESIGN OF AES ALGORITHM FOR MOBILE DEVICES
by: Jen-Hsien Huang, et al.
Published: (2013)

FPGA Implementation and Design of a Low-Cost and HighPerformance AES Processor
by: Yu-Hsin Lu, et al.
Published: (2006)

IMPLEMENTATION OF HIGH SPEED ARCHITECTURE FOR AES-OCB ALGORITHM
by: Yu-Chieh Lin, et al.
Published: (2009)

An efficient AES implementation using FPGA with enhanced security features
by: Harshali Zodpe, et al.
Published: (2020-02-01)

VLSI Architectures and FPGA Implementation for Universal AES Crypto-processor
by: Sun-Wei Chang, et al.
Published: (2003)

FPGA Implementation and Design of a Low-Cost and High Performance Compact AES Processor
by: I-DA Chen, et al.
Published: (2007)

Implementation of the Traffic Management Module on NetFPGA Virtual Network Platform
by: Jun-YingHuang, et al.
Published: (2011)

Design and Implementation of High Speed Fully-Differential Zero-Crossing-Based Circuits Pipelined Analog-to-Digital Converters
by: Hung-Yu Cheng, et al.
Published: (2011)

An 8-bit FPGA Implementation of the Five-Mode AES Application in Images
by: Che-Hao Chiang, et al.
Published: (2010)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

8-bit AES FPGA Design
by: Hung-Yun Tai, et al.
Published: (2007)

Symmetrical residue-to-binary conversion algorithm, pipelined FPGA implementation, and testing logic for use in high-speed folding digitizers
by: Monta, Ross Alan
Published: (2012)

FPGA implementation of pipeline Radix-4 FFT
by: 李秋樺
Published: (2004)

Implementation of high-speed fixed-point dividers on FPGA
by: Nikolai Sorokin
Published: (2006-04-01)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

Implementation of T-box/T-1-Box Based AES Design on Latest Xilinx FPGA
by: Dur-e-Shahwar Kundi, et al.
Published: (2015-10-01)

An implementation method of missile speed compensation with FPGA on high speed moving platform
by: Hou Kaiqiang, et al.
Published: (2019-02-01)

The FPGA Implementation of Fully-connected Layers of Convolutional Neural Networks
by: Ji, Kai-Wun, et al.
Published: (2016)

FPGA Implementation and Design of A hybrid Chaos-AES Color Image Encryption Algorithm
by: Yu-Sheng Chien, et al.
Published: (2019)

FPGA Implementation and Design of a Hybrid Chaos-AES Color Image Encryption Algorithm
by: Cheng-Hsiung Yang, et al.
Published: (2020-01-01)

Based on FPGA Embedded Linux Systems In 32-bit AES Application of Research and Implementation
by: 涂英豪
Published: (2011)

Design And Implementation Of High Speed Complex Multiplier Using Fpga
by: Ali Mohammed Hassan Al-Bermani, et al.
Published: (2008-03-01)

FPGA implementation of congestion control routers in high speed networks
by: Fereydouni-Forouzandeh, Fariborz
Published: (2005)

An FPGA Implementation of 40Gbps Ultra High Speed VOQs
by: Lee, Ta-I, et al.
Published: (2010)

An Efficient FPGA Hardware Implementation of High-Speed Huffman Decoder
by: Jhih-Yuan Li, et al.
Published: (2008)

Cannot write session to /tmp/vufind_sessions/sess_bohbsqh4561ijhga9lf2qhs9k6