A Progressive Design Flow and Its Application to H.264 BP RDO Encoder VLSI Design
碩士 === 國立成功大學 === 資訊工程學系碩博士班 === 94 === As the process technology growing, the total gate count in a single chip has farther beyond our imagination. Comes the digital age, there are more and more complex IC design requirements. In this situation, traditional IC design flow can not follow the highl...
Main Authors: | Yu-Hui Su, 蘇育褘 |
---|---|
Other Authors: | Alvin W.Y Su |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/87602241594975708622 |
Similar Items
-
A H.264/AVC RDO Parallel software encoder based on distributed shared memory system
by: Tzu-Chieh Ou, et al.
Published: (2006) -
Mode Decision of H.264/AVC Motion Estimation with RDO
by: Hung-Wei Cheng, et al.
Published: (2005) -
A Novel Fast Algorithm and VLSI Architecture Design for Intra Coding in H.264 Encoder
by: Jang-Ting Chen, et al.
Published: (2006) -
VLSI Architecture Design of Prediction Core and Cache in Super High Definition H.264/AVC Encoder
by: Wei-Yin Chen, et al. -
VLSI Architecture Design of Object Tracking Based on Motion Vectors in H.264/AVC Video Encoder
by: Wei-Chun Huang, et al.
Published: (2010)