Design of Flash ADC and Fully Differential Triangle-Wave Generator for ADC BIST
碩士 === 國立彰化師範大學 === 電子工程學系 === 94 === In this thesis, a 500M Sample/s, 6 bits flash ADC is presented, in order to reduce the power consumption of flash ADC, we use an improvement of autozeroing function to implement this ADC. According to the simulation results, the DNL is 0.32LSB and the INL is 0.9...
Main Authors: | Hung-Ren Chang, 張宏任 |
---|---|
Other Authors: | Shiun-Shiang Chen |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75901999280329281787 |
Similar Items
-
Fully Integrated BIST Circuit Designs for Delta-Sigma ADCs
by: Hung, Shao-Feng, et al.
Published: (2015) -
Evaluation of an ADC BIST Technique Using Statistical Simulation
by: Yi-Ren Chen, et al.
Published: (2004) -
A Novel Design of A Robust Linear Triangle Wave Generator for ADC Testing
by: Chien-Hung Chen, et al.
Published: (2010) -
An SOC Test Platform Supporting ADC BIST
by: Chun-Hen Chang, et al.
Published: (2003) -
BIST for ADCs/DACs Linearity Testing
by: Jun-Hong Chen, et al.
Published: (2001)