VLSI Design and Implementation of A P-latch N-drive SRAM and Digital Frequency Synthesizers
博士 === 國立中山大學 === 電機工程學系研究所 === 94 === High-speed systems and mobile systems are the main trends of the IC developments in these years. A high-speed system must have high-speed calculation units, such as CPUs and DSPs, and high speed memories. A high speed P-latch N-drive 4-T SRAM cell using the du...
Main Authors: | Yih-Long Tseng, 曾奕龍 |
---|---|
Other Authors: | Chua-Chin Wang |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/37465602525172052467 |
Similar Items
-
VLSI Implementation of LATCH Descriptor with ORB Keypoint Detector
by: HUANG, YAN-CHENG, et al.
Published: (2018) -
Probability of latching single event upset errors in VLSI circuits
by: Holland, Kenneth Chris
Published: (2014) -
Design and Analysis of A Charge Transfer Current Latched Sense Amplifier Circuit for SRAM
by: Yu-shu Tsai, et al.
Published: (2006) -
The Behavior of Bilateral Latch-Up Triggering in VLSI CMOS Protection Circuits
by: Heng-Sheng Huang, et al.
Published: (1993) -
VLSI Designs for Low-Power 12-T SRAM
by: HSIEH, CHIA-HSIN, et al.
Published: (2019)