Sigma-Delta Modulation Class-D Dgital Power Amplifier
碩士 === 國立臺灣科技大學 === 電子工程系 === 93 === A Class D power amplifier by sigma-delta modulation (SDM) is proposed. Cycle-by-cycle control loop is adopted in converting the analog signal into a digital one. Except a constant pulse time to detect the sampled input signal level, a duty period is generated by...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/89847845166835096545 |
id |
ndltd-TW-094NTUST428076 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-094NTUST4280762015-10-13T11:39:21Z http://ndltd.ncl.edu.tw/handle/89847845166835096545 Sigma-Delta Modulation Class-D Dgital Power Amplifier 和差調變式D類數位功率放大器 Liu-Pane-you 劉邦祐 碩士 國立臺灣科技大學 電子工程系 93 A Class D power amplifier by sigma-delta modulation (SDM) is proposed. Cycle-by-cycle control loop is adopted in converting the analog signal into a digital one. Except a constant pulse time to detect the sampled input signal level, a duty period is generated by a discharging/charging rate generated in SDM and its length is dependent on the detected input level and is a multiple of the constant sampling pulse time. Signal process and system model for converting the analog signal into digital one through the SDM modulator is explored. A prototype of 100W class D power amplifier is examined for assessing the theoretical investigation and practicality. The power efficiency is over 87%. The total harmonic distortion (THD) measured without EMI filter is less than 4%. Guan-Chyun Hsieh Po-Ching Yang 謝冠群 楊博清 2005 學位論文 ; thesis 58 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立臺灣科技大學 === 電子工程系 === 93 === A Class D power amplifier by sigma-delta modulation (SDM) is proposed. Cycle-by-cycle control loop is adopted in converting the analog signal into a digital one. Except a constant pulse time to detect the sampled input signal level, a duty period is generated by a discharging/charging rate generated in SDM and its length is dependent on the detected input level and is a multiple of the constant sampling pulse time. Signal process and system model for converting the analog signal into digital one through the SDM modulator is explored. A prototype of 100W class D power amplifier is examined for assessing the theoretical investigation and practicality. The power efficiency is over 87%. The total harmonic distortion (THD) measured without EMI filter is less than 4%.
|
author2 |
Guan-Chyun Hsieh |
author_facet |
Guan-Chyun Hsieh Liu-Pane-you 劉邦祐 |
author |
Liu-Pane-you 劉邦祐 |
spellingShingle |
Liu-Pane-you 劉邦祐 Sigma-Delta Modulation Class-D Dgital Power Amplifier |
author_sort |
Liu-Pane-you |
title |
Sigma-Delta Modulation Class-D Dgital Power Amplifier |
title_short |
Sigma-Delta Modulation Class-D Dgital Power Amplifier |
title_full |
Sigma-Delta Modulation Class-D Dgital Power Amplifier |
title_fullStr |
Sigma-Delta Modulation Class-D Dgital Power Amplifier |
title_full_unstemmed |
Sigma-Delta Modulation Class-D Dgital Power Amplifier |
title_sort |
sigma-delta modulation class-d dgital power amplifier |
publishDate |
2005 |
url |
http://ndltd.ncl.edu.tw/handle/89847845166835096545 |
work_keys_str_mv |
AT liupaneyou sigmadeltamodulationclassddgitalpoweramplifier AT liúbāngyòu sigmadeltamodulationclassddgitalpoweramplifier AT liupaneyou héchàdiàobiànshìdlèishùwèigōnglǜfàngdàqì AT liúbāngyòu héchàdiàobiànshìdlèishùwèigōnglǜfàngdàqì |
_version_ |
1716847587600891904 |