Dummy-Beta-Latency-Free Turbo Decoder Design
碩士 === 國立臺北科技大學 === 電腦與通訊研究所 === 94 === Turbo code is a forward error correct code which has good error correction capability and near Shannon limiting performance. Traditional turbo decoder needs large memory size and has long decoding latency for implementation. This paper presents a dummy-beta-la...
Main Authors: | Ling-Fan Yen, 葉凌帆 |
---|---|
Other Authors: | Wen-Ta Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/w7zuys |
Similar Items
-
VLSI Architecture Design of Low Latency Turbo Decoder
by: Chen-Yang Lin, et al.
Published: (2008) -
VLSI Architecture Design of Low Power and Low Latency Turbo Decoder
by: Yue-Cheng Tseng, et al.
Published: (2010) -
Chip Design of Low Latency Parallel Turbo Decoder with Synchronous Output
by: Wei-Chieh Shen, et al.
Published: (2012) -
Novel Architecture Design of Low-Latency Decoders and Two-Tier Coding for Turbo Codes
by: Ya Cheng Lu, et al.
Published: (2010) -
A Low-Latency hardware Architecture for SOVA-based Turbo Decoder
by: 張竣智
Published: (2003)