Pixel Driver Circuit Design for Field Emission Display Data Driving

碩士 === 大同大學 === 光電工程研究所 === 94 === Field Emission Display (FED) is a competitive display. There are advantages over other display panels by low driver voltage, high luminescence efficiency, and saving energy. This thesis focuses on the pixel driving circuits of the FED. The FED data driver processes...

Full description

Bibliographic Details
Main Authors: Zhi-ming Hong, 洪志明
Other Authors: Wen-Ching Shih
Format: Others
Language:en_US
Published: 2006
Online Access:http://ndltd.ncl.edu.tw/handle/11858745933087408670
id ndltd-TW-094TTU00124002
record_format oai_dc
spelling ndltd-TW-094TTU001240022016-06-01T04:14:42Z http://ndltd.ncl.edu.tw/handle/11858745933087408670 Pixel Driver Circuit Design for Field Emission Display Data Driving 場發射顯示器畫素驅動電路設計 Zhi-ming Hong 洪志明 碩士 大同大學 光電工程研究所 94 Field Emission Display (FED) is a competitive display. There are advantages over other display panels by low driver voltage, high luminescence efficiency, and saving energy. This thesis focuses on the pixel driving circuits of the FED. The FED data driver processes the signals receiving from the timing controller, such as control signals, and timing signals. It then transforming these controls signals correctly on the FED panel and displays them as an image. When data input into driving circuit, we divided them into two parts including digital circuit and analog circuit. Digital circuit is responsible to process the control signal which produces by the timing controller. Analog circuit is responsible to processing the signal produced by digital circuit. It transforming the driving voltage and the signal to a panel and display them as an image. We utilized the Hspice simulation in the UMC 0.5um/0.6um Embedded High Voltage 5V/80V 1P2M Process SPICE Model to design the analog circuits. Wen-Ching Shih 施文欽 2006 學位論文 ; thesis 49 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 大同大學 === 光電工程研究所 === 94 === Field Emission Display (FED) is a competitive display. There are advantages over other display panels by low driver voltage, high luminescence efficiency, and saving energy. This thesis focuses on the pixel driving circuits of the FED. The FED data driver processes the signals receiving from the timing controller, such as control signals, and timing signals. It then transforming these controls signals correctly on the FED panel and displays them as an image. When data input into driving circuit, we divided them into two parts including digital circuit and analog circuit. Digital circuit is responsible to process the control signal which produces by the timing controller. Analog circuit is responsible to processing the signal produced by digital circuit. It transforming the driving voltage and the signal to a panel and display them as an image. We utilized the Hspice simulation in the UMC 0.5um/0.6um Embedded High Voltage 5V/80V 1P2M Process SPICE Model to design the analog circuits.
author2 Wen-Ching Shih
author_facet Wen-Ching Shih
Zhi-ming Hong
洪志明
author Zhi-ming Hong
洪志明
spellingShingle Zhi-ming Hong
洪志明
Pixel Driver Circuit Design for Field Emission Display Data Driving
author_sort Zhi-ming Hong
title Pixel Driver Circuit Design for Field Emission Display Data Driving
title_short Pixel Driver Circuit Design for Field Emission Display Data Driving
title_full Pixel Driver Circuit Design for Field Emission Display Data Driving
title_fullStr Pixel Driver Circuit Design for Field Emission Display Data Driving
title_full_unstemmed Pixel Driver Circuit Design for Field Emission Display Data Driving
title_sort pixel driver circuit design for field emission display data driving
publishDate 2006
url http://ndltd.ncl.edu.tw/handle/11858745933087408670
work_keys_str_mv AT zhiminghong pixeldrivercircuitdesignforfieldemissiondisplaydatadriving
AT hóngzhìmíng pixeldrivercircuitdesignforfieldemissiondisplaydatadriving
AT zhiminghong chǎngfāshèxiǎnshìqìhuàsùqūdòngdiànlùshèjì
AT hóngzhìmíng chǎngfāshèxiǎnshìqìhuàsùqūdòngdiànlùshèjì
_version_ 1718287621019402240