Packet-Based Shared Link Architecture Design for Network on Chip
碩士 === 國立雲林科技大學 === 電子與資訊工程研究所 === 94 === In this paper, we propose a new transmission interface design which is different from the shared-bus of SoC (System-on-Chip) interconnection in the past. In order to achieve the data throughput requirement and to address anticipated problems in the future So...
Main Authors: | Pin-Zhang Huang, 黃品璋 |
---|---|
Other Authors: | Ming-Hwa Sheu |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/54461761472925465833 |
Similar Items
-
Design of Packet Codec Architecture and Self-Healing Mechanism for Network-on-Chip
by: Chi-Han Huang, et al.
Published: (2017) -
Asynchronous Packet-switched Network-on-chip: Protocol and Architecture
by: Tsou, Po-Cheng, et al.
Published: (2010) -
Shared buffer architectures for packet switched networks
by: O'Kane, Stephen Patrick
Published: (2008) -
Thermal-Aware Router-Sharing Architecture for 3D Network-on-Chip Designs
by: Yong-Ruei Huang, et al.
Published: (2010) -
VLPW: The Very Long Packet Window Architecture for High Throughput Network-On-Chip Router Designs
by: Gu, Haiyin
Published: (2012)