A Study of Thin-Film Transistors with Poly-Si Nanowire Channels Fabricated by LTPS Technology
碩士 === 國立交通大學 === 電子工程系所 === 95 === In this thesis, two low-temperature poly silicon (LTPS) technologies are adopted to fabricate TFTs with poly-Si nanowire (NW) channels. One is solid phase crystallization (SPC), where gate-induced drain leakage (GIDL) is found to be the most dominant leakage mecha...
Main Authors: | Yu-Fong Huang, 黃育峯 |
---|---|
Other Authors: | Horng-Chih Lin |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/28933267786281162001 |
Similar Items
-
A Study of Characteristics of Poly-Si Nanowire Thin-Film Transistors Fabricated by LTPS Technique
by: Han-Chung Lin, et al.
Published: (2008) -
Fabrication and Analysis of Poly-Si Thin Film Transistor and Si Nanowire Field Effect Transistor
by: Chao-Yu Meng, et al.
Published: (2006) -
Performance Enhancement in Thin-Film-Transistors with Poly-Si Nanowire Channels
by: Hsien-Hung Tsai, et al.
Published: (2006) -
Improved Performance of NILC LTPS Thin-Film & Nanowire Transistors through Ni-Gettering
by: Wang, Bau-Ming, et al.
Published: (2010) -
Electrical Measurement and TCAD Simulation for LTPS Thin Film Transistor
by: Jun-Hao Huang, et al.
Published: (2013)