10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter
碩士 === 國立交通大學 === 電信工程系所 === 95 === Pipelined analog-to-digital converters (ADCs) have intrinsic high-speed characteristics and are commonly used in wideband communication and video systems. However, with the higher resolution and throughput rate the power consumption and the required area are getti...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/71129943778998648798 |
id |
ndltd-TW-095NCTU5435021 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-095NCTU54350212016-05-27T04:18:54Z http://ndltd.ncl.edu.tw/handle/71129943778998648798 10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter 應用雙倍取樣技術之10位元200百萬赫茲互補式金氧半導管式類比數位轉換器 Chun-Ta Ho 何俊達 碩士 國立交通大學 電信工程系所 95 Pipelined analog-to-digital converters (ADCs) have intrinsic high-speed characteristics and are commonly used in wideband communication and video systems. However, with the higher resolution and throughput rate the power consumption and the required area are getting larger. Therefore, the double-sampling technique provides a method applied to the pipelined ADC to duplicate the sampling rate without consuming two times of power and area. The 10-bit 200MS/s double-sampling pipelined analog-to-digital converter was simulated by TSMC 0.18um 1P6M CMOS process. It consists of one front-end SHA, eight cascaded 1.5-bit stages, and a final 2-bit flash converter in the last stage. All analog circuits are fully differential with a 2Vpp input signal and 1.8V power supply. The operation amplifier in each stage is shared between the two paths and active for one of both paths alternately. Not only the operation amplifier in each stage is shared, but sub-ADC is common to both paths. As a result, it makes sampling more efficient and increases the throughput rate of the pipelined ADC. The 10-bit 200MS/s double-sampling pipelined analog-to-digital converter was finally implemented by TSMC 0.18um 1P6M CMOS process. The pipelined ADC dissipates 103mW at a 100MHz clock rate and a 200MS/s sampling rate with 1.8V supply voltage. The chip area is 1.134*1.380 mm2. The simulated differential nonlinearity (DNL) and integral nonlinearity (INL) are ±0.75 LSB and ±0.95 LSB, respectively. And the peak SNDR about 56dB for an input signal of 1MHz sine wave. Chung-Chih Hung 洪崇智 2006 學位論文 ; thesis 110 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立交通大學 === 電信工程系所 === 95 === Pipelined analog-to-digital converters (ADCs) have intrinsic high-speed
characteristics and are commonly used in wideband communication and video
systems. However, with the higher resolution and throughput rate the power
consumption and the required area are getting larger. Therefore, the double-sampling
technique provides a method applied to the pipelined ADC to duplicate the sampling
rate without consuming two times of power and area.
The 10-bit 200MS/s double-sampling pipelined analog-to-digital converter was
simulated by TSMC 0.18um 1P6M CMOS process. It consists of one front-end SHA,
eight cascaded 1.5-bit stages, and a final 2-bit flash converter in the last stage. All
analog circuits are fully differential with a 2Vpp input signal and 1.8V power supply.
The operation amplifier in each stage is shared between the two paths and active for
one of both paths alternately. Not only the operation amplifier in each stage is shared,
but sub-ADC is common to both paths. As a result, it makes sampling more efficient
and increases the throughput rate of the pipelined ADC.
The 10-bit 200MS/s double-sampling pipelined analog-to-digital converter was
finally implemented by TSMC 0.18um 1P6M CMOS process. The pipelined ADC
dissipates 103mW at a 100MHz clock rate and a 200MS/s sampling rate with 1.8V
supply voltage. The chip area is 1.134*1.380 mm2. The simulated differential
nonlinearity (DNL) and integral nonlinearity (INL) are ±0.75 LSB and ±0.95 LSB,
respectively. And the peak SNDR about 56dB for an input signal of 1MHz sine wave.
|
author2 |
Chung-Chih Hung |
author_facet |
Chung-Chih Hung Chun-Ta Ho 何俊達 |
author |
Chun-Ta Ho 何俊達 |
spellingShingle |
Chun-Ta Ho 何俊達 10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter |
author_sort |
Chun-Ta Ho |
title |
10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter |
title_short |
10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter |
title_full |
10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter |
title_fullStr |
10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter |
title_full_unstemmed |
10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter |
title_sort |
10-bit 200mhz double-sampling pipelined analog-to-digital converter |
publishDate |
2006 |
url |
http://ndltd.ncl.edu.tw/handle/71129943778998648798 |
work_keys_str_mv |
AT chuntaho 10bit200mhzdoublesamplingpipelinedanalogtodigitalconverter AT héjùndá 10bit200mhzdoublesamplingpipelinedanalogtodigitalconverter AT chuntaho yīngyòngshuāngbèiqǔyàngjìshùzhī10wèiyuán200bǎiwànhèzīhùbǔshìjīnyǎngbàndǎoguǎnshìlèibǐshùwèizhuǎnhuànqì AT héjùndá yīngyòngshuāngbèiqǔyàngjìshùzhī10wèiyuán200bǎiwànhèzīhùbǔshìjīnyǎngbàndǎoguǎnshìlèibǐshùwèizhuǎnhuànqì |
_version_ |
1718283870636343296 |