Hardware Implementation for Variable Length FFT Processor
碩士 === 國立中山大學 === 通訊工程研究所 === 95 === A single chip of variable length FFT processor is presented in this thesis. This processor can be applied for the applications with 128/256/512/1024/2048-point FFT. This processor is based on SDF (single path delay feedback) pipeline architecture with radix-2^3...
Main Authors: | Wen-ko Liang, 梁文科 |
---|---|
Other Authors: | Ju-ya Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/76866803398872404942 |
Similar Items
-
Design of Variable-Length FFT Processor
by: Chung-Ping Hung, et al.
Published: (2003) -
Implementation of a variable length FFT processor for VDSL system
by: Li-Yun Lin, et al.
Published: (2004) -
Design and Implementation of a Variable-Length FFT Processor for OFDM Systems
by: Yeong-Terng Lin, et al.
Published: (2001) -
FPGA Based Design on Variable Length FFT Processor
by: Peng-Han Jhan, et al.
Published: (2005) -
Design and Implementation of Variable-length FFT Processor for 3GPP-LTE Applications
by: Kun-HsienLee, et al.
Published: (2011)