Modified(2n ± 1)RNS Multipliers
碩士 === 國立清華大學 === 產業研發碩士積體電路設計專班 === 95 ===
Main Author: | 古秋風 |
---|---|
Other Authors: | 張慶元 |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61269310636978056706 |
Similar Items
-
Small Area(2n ± 1)RNS Multipliers
by: Chien-Min Chen, et al.
Published: (2007) -
A Low Cost Modulo (2n±1) RNS Multiplier
by: Yu-Po Yang, et al.
Published: (2007) -
VLSI Implementations of High-Speed Signed RNS Multipliers
by: Chen, Jian-Da, et al.
Published: (1997) -
High Precision Multiplier for RNS {2<sup>n</sup>−1,2<sup>n</sup>,2<sup>n</sup>+1}
by: Shang Ma, et al.
Published: (2021-05-01) -
RNS-Based NTT Polynomial Multiplier for Lattice-Based Cryptography
Published: (2020)