Power Analysis and Reduction of an H.264/AVC Video Decoder System
碩士 === 國立清華大學 === 資訊工程學系 === 95 === As semiconductor technology advances, energy efficiency becomes important, especially for data-intensive applications like video codec. We have designed a hardwired H.264/AVC main profile decoder system. We propose several techniques together with some well-know p...
Main Authors: | Wei-cheng Hung, 洪維成 |
---|---|
Other Authors: | Youn-long Lin |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/49319473636791606915 |
Similar Items
-
Pipeline architecture of H.264/AVC Video Decoder
by: Hsin-yu Lin, et al.
Published: (2006) -
Implementations of Video Streaming Embedded System for the H.264/AVC Encoding & Decoding SIP Integration
by: Yueh-Cheng Tsai, et al.
Published: (2009) -
Design of CAVLC Decoder for H.264/AVC Video Coding
by: Jun-MingSu, et al.
Published: (2013) -
Designs of Memory Controller and Entropy Decoder for H.264/AVC Video Decoder
by: Guo-Shiuan Yu, et al.
Published: (2006) -
Video decoder for H.264/AVC main profile power efficient hardware design.
Published: (2011)