High Efficiency Self-Time 64-bit Comparators
碩士 === 南台科技大學 === 電子工程系 === 95 === The study on asynchronous circuit design had been years since mid-50's. Researchers on the study of asynchronous design have demonstrated the advantages of robustness, low power, and modularization. This paper presents a scheme for one of the fundamental arit...
Main Authors: | Teng Wei Peng, 鄧為朋 |
---|---|
Other Authors: | Yang Jung Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/87760499775951116825 |
Similar Items
-
Performance and Robustness Analysis for 64-bit Self-timed Comparators
by: Yi-Te Chou, et al.
Published: (2010) -
64-bit high efficiency binary comparator in quantum-dot cellular automata
by: Patalay, Dinkar
Published: (2016) -
Design&Implementation Of 64-bit Fast Adders & 64x64-bit Multipliers
by: Wang, Chih-Liang, et al.
Published: (1997) -
Efficient Memory Shadowing for 64-bit Architectures
by: Zhao, Qin, et al.
Published: (2011) -
Synthesis of 64 bit Energy Efficient and Reconfigurable Adder
by: Dara, chandra babu
Published: (2009)