A CMOS Fully Differential Active loop filter Frequency Synthesizer for GPS Applications
碩士 === 國立雲林科技大學 === 電子與資訊工程研究所 === 95 === A fully differential active loop filter PLL-based frequency synthesizer which can generate a steady oscillating signal of 1.575GHz for GPS system is designed, in this thesis. The frequency synthesizer uses a quartz for oscillation at 24.61MHz as the referenc...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/42592024032921150821 |
id |
ndltd-TW-095YUNT5393017 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-095YUNT53930172016-05-20T04:17:55Z http://ndltd.ncl.edu.tw/handle/42592024032921150821 A CMOS Fully Differential Active loop filter Frequency Synthesizer for GPS Applications 應用於全球衛星定位系統的CMOS全差動主動濾波頻率合成器 Wen-Yan Chen 陳文言 碩士 國立雲林科技大學 電子與資訊工程研究所 95 A fully differential active loop filter PLL-based frequency synthesizer which can generate a steady oscillating signal of 1.575GHz for GPS system is designed, in this thesis. The frequency synthesizer uses a quartz for oscillation at 24.61MHz as the reference signal; this signal then is used as the input of a phase-locked loop composed of a phase-frequency detector, a loop filter, a voltage-controlled oscillator, and a divider with division ratio of 64(N=64). When the loop converges, the VCO output signal frequency will equal 64 times of 24.61MHz. The synthesizer consists of a fast-acquisition phase-frequency detector, a differential charge pump, a fully differential active loop filter, a differentially Controlled Oscillator and a frequency divider with dynamic logic. A differential structure was chosen for better rejection of common-mode noise and overcome the noise from the supply and the substrate on high-frequency output signal. A good way to get rid of this source of mismatch is using active filter configuration to provide constant voltage at the outputs of charge pumps. The PFD possesses a wide linear-range in its characteristics and a high frequency-sensitivity. The frequency synthesizer is designed in the TSMC 0.18-µm CMOS process. The consumption power of the frequency synthesizer is 15.9mW with the 1.8V power supply. A wide range of VCO operation frequency, 1.02GHz-2.32GHz, is designed to ensure that the VCO still can generate the desired frequency even when the process conditions vary. Roger Yubtzuan Chen 陳育鑽 2007 學位論文 ; thesis 94 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立雲林科技大學 === 電子與資訊工程研究所 === 95 === A fully differential active loop filter PLL-based frequency synthesizer which can generate a steady oscillating signal of 1.575GHz for GPS system is designed, in this thesis. The frequency synthesizer uses a quartz for oscillation at 24.61MHz as the reference signal; this signal then is used as the input of a phase-locked loop composed of a phase-frequency detector, a loop filter, a voltage-controlled oscillator, and a divider with division ratio of 64(N=64). When the loop converges, the VCO output signal frequency will equal 64 times of 24.61MHz. The synthesizer consists of a fast-acquisition phase-frequency detector, a differential charge pump, a fully differential active loop filter, a differentially Controlled Oscillator and a frequency divider with dynamic logic. A differential structure was chosen for better rejection of common-mode noise and overcome the noise from the supply and the substrate on high-frequency output signal. A good way to get rid of this source of mismatch is using active filter configuration to provide constant voltage at the outputs of charge pumps. The PFD possesses a wide linear-range in its characteristics and a high frequency-sensitivity. The frequency synthesizer is designed in the TSMC 0.18-µm CMOS process. The consumption power of the frequency synthesizer is 15.9mW with the 1.8V power supply. A wide range of VCO operation frequency, 1.02GHz-2.32GHz, is designed to ensure that the VCO still can generate the desired frequency even when the process conditions vary.
|
author2 |
Roger Yubtzuan Chen |
author_facet |
Roger Yubtzuan Chen Wen-Yan Chen 陳文言 |
author |
Wen-Yan Chen 陳文言 |
spellingShingle |
Wen-Yan Chen 陳文言 A CMOS Fully Differential Active loop filter Frequency Synthesizer for GPS Applications |
author_sort |
Wen-Yan Chen |
title |
A CMOS Fully Differential Active loop filter Frequency Synthesizer for GPS Applications |
title_short |
A CMOS Fully Differential Active loop filter Frequency Synthesizer for GPS Applications |
title_full |
A CMOS Fully Differential Active loop filter Frequency Synthesizer for GPS Applications |
title_fullStr |
A CMOS Fully Differential Active loop filter Frequency Synthesizer for GPS Applications |
title_full_unstemmed |
A CMOS Fully Differential Active loop filter Frequency Synthesizer for GPS Applications |
title_sort |
cmos fully differential active loop filter frequency synthesizer for gps applications |
publishDate |
2007 |
url |
http://ndltd.ncl.edu.tw/handle/42592024032921150821 |
work_keys_str_mv |
AT wenyanchen acmosfullydifferentialactiveloopfilterfrequencysynthesizerforgpsapplications AT chénwényán acmosfullydifferentialactiveloopfilterfrequencysynthesizerforgpsapplications AT wenyanchen yīngyòngyúquánqiúwèixīngdìngwèixìtǒngdecmosquánchàdòngzhǔdònglǜbōpínlǜhéchéngqì AT chénwényán yīngyòngyúquánqiúwèixīngdìngwèixìtǒngdecmosquánchàdòngzhǔdònglǜbōpínlǜhéchéngqì AT wenyanchen cmosfullydifferentialactiveloopfilterfrequencysynthesizerforgpsapplications AT chénwényán cmosfullydifferentialactiveloopfilterfrequencysynthesizerforgpsapplications |
_version_ |
1718272580381573120 |