Functiional Self High-Precision Speed-Binning Mechanism for IP Cores with Multi-Voltage and Multi-Clock in SoC Chip
碩士 === 逢甲大學 === 電子工程所 === 96 === VLSI’s process and design technology advances have been developed to have high speed and System-on-a-Chip (SoC). However, the complexity of circuit design has increased, and the circuit testing has new challenges. It is very difficult to control and test internal cir...
Main Authors: | Ming-Chien Tsai, 蔡明倩 |
---|---|
Other Authors: | Ching-Hwa Cheng |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09637823135724971833 |
Similar Items
-
On-Chip Delay Testing for Multiple ClockDomain Cores on SoC Test Platform
by: Ming-Ze Hung, et al.
Published: (2009) -
On Chip Memory Designs for Ultra-Low-Voltage SoC
by: Pei-Yao Chang, et al.
Published: (2013) -
Energy-Efficient Memory-Centric On-Chip Data Communication for Multi-Core SoCs
by: Huang, Po-Tsang, et al.
Published: (2010) -
Clock Distribution Network for SoC
by: Cheng-Hsiung Tsai, et al.
Published: (2003) -
Microarchitecture of a MultiCore SoC for Data Analysis of a Lab-on-Chip Microarray
by: S. Blionas, et al.
Published: (2008-07-01)