Design, analysis, and implementation of a parameter-based out-of-order superscalar microprocessor conforming to ESL methodology
碩士 === 國立成功大學 === 電腦與通信工程研究所 === 96 === In this thesis, we design an out-of-order superscalar microprocessor which is based on the popular ARM microprocessor. Many micro-architecture complexities arise when transforming an ARM-based pipelined processor into a superscalar one. The first is to choose...
Main Authors: | Jing-Wun Lin, 林璟汶 |
---|---|
Other Authors: | Chung-Ho Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/55105630276880390220 |
Similar Items
-
Implementation and comparison of two wakeup logic for out-of-order superscalar microprocessors
by: Lee, Hsien-Yen
Published: (2012) -
An Issue Logic for Superscalar Microprocessors
by: Feng-Jiann Shiao, et al.
Published: (2003) -
Design and Implementation of Memory Unit for X86 Superscalar Microprocessor
by: Kuen-geeng Lee, et al.
Published: (1999) -
Design and Implementation of the Internal Connection Network for a Superscalar Microprocessor
by: Chia-Hung Shih, et al.
Published: (1999) -
The design and simulation of the spectra-I static superscalar microprocessor
by: LIN,SHU-MEI, et al.
Published: (1991)