Digitally Controlled PWM for DC-DC Converter
碩士 === 國立交通大學 === 電機學院IC設計產業專班 === 96 === The purpose of this thesis is to study and produce a full digitally controlled PWM for DC-DC converting circuit based on FPGA.This thesis is aimed at building a mathematically effective module equal to a Digitally Controlled PWM for DC-DC Converter; therefor...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29560258537137251611 |
id |
ndltd-TW-096NCTU5334004 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-096NCTU53340042015-10-13T13:59:36Z http://ndltd.ncl.edu.tw/handle/29560258537137251611 Digitally Controlled PWM for DC-DC Converter 數位式脈波寬度調變控制電壓轉換電路 Yen-Sheng Lin 林晏生 碩士 國立交通大學 電機學院IC設計產業專班 96 The purpose of this thesis is to study and produce a full digitally controlled PWM for DC-DC converting circuit based on FPGA.This thesis is aimed at building a mathematically effective module equal to a Digitally Controlled PWM for DC-DC Converter; therefore, to explore the circuit quality, the pulse-width modulating fashion, and the way of realizing the converter. The controlling structure is based on the PID controller as its designing model, including the designing of the proportional controller, the integral controller, and the derivative controller, to enhance low frequency gain and phase margin, and to upgrade the relative stability at close loop system circuit, in order to expedite the transient response and minimize Steady state error. Simulating platform takes the ModelSim/Simlink software to simulate system integration to examine its function correctness. At the experiment, either FPGA/CPLD or inserting style system Xilinx ISE development software and ULINX_MB_XC3S250E_PQ208_V20A has been used, by the system circuit of the Buck voltage converter, to examine the function and quality of the designed digital controller. Ke-Hong Chen 陳科宏 2007 學位論文 ; thesis 83 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立交通大學 === 電機學院IC設計產業專班 === 96 === The purpose of this thesis is to study and produce a full digitally controlled PWM for DC-DC converting circuit based on FPGA.This thesis is aimed at building a mathematically effective module equal to a Digitally Controlled PWM for DC-DC Converter; therefore, to explore the circuit quality, the pulse-width modulating fashion, and the way of realizing the converter. The controlling structure is based on the PID controller as its designing model, including the designing of the proportional controller, the integral controller, and the derivative controller, to enhance low frequency gain and phase margin, and to upgrade the relative stability at close loop system circuit, in order to expedite the transient response and minimize Steady state error. Simulating platform takes the ModelSim/Simlink software to simulate system integration to examine its function correctness. At the experiment, either FPGA/CPLD or inserting style system Xilinx ISE development software and ULINX_MB_XC3S250E_PQ208_V20A has been used, by the system circuit of the Buck voltage converter, to examine the function and quality of the designed digital controller.
|
author2 |
Ke-Hong Chen |
author_facet |
Ke-Hong Chen Yen-Sheng Lin 林晏生 |
author |
Yen-Sheng Lin 林晏生 |
spellingShingle |
Yen-Sheng Lin 林晏生 Digitally Controlled PWM for DC-DC Converter |
author_sort |
Yen-Sheng Lin |
title |
Digitally Controlled PWM for DC-DC Converter |
title_short |
Digitally Controlled PWM for DC-DC Converter |
title_full |
Digitally Controlled PWM for DC-DC Converter |
title_fullStr |
Digitally Controlled PWM for DC-DC Converter |
title_full_unstemmed |
Digitally Controlled PWM for DC-DC Converter |
title_sort |
digitally controlled pwm for dc-dc converter |
publishDate |
2007 |
url |
http://ndltd.ncl.edu.tw/handle/29560258537137251611 |
work_keys_str_mv |
AT yenshenglin digitallycontrolledpwmfordcdcconverter AT línyànshēng digitallycontrolledpwmfordcdcconverter AT yenshenglin shùwèishìmàibōkuāndùdiàobiànkòngzhìdiànyāzhuǎnhuàndiànlù AT línyànshēng shùwèishìmàibōkuāndùdiàobiànkòngzhìdiànyāzhuǎnhuàndiànlù |
_version_ |
1717747125948776448 |