Experiments of Taguchi’s orthogonal arrays for on-chip ESD protection design in integrated circuits
碩士 === 國立交通大學 === 電機學院IC設計產業專班 === 96 === This thesis proposes a Taguchi’s orthogonal arrays concept of which the Electrostatic Discharge (ESD) protection quality can be effectively improved by using a simple orthogonal array experimental design as well as a simplified factor response analysis and r...
Main Author: | 張琨暐 |
---|---|
Other Authors: | 陳科宏 |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/46346903312962890172 |
Similar Items
-
Design Optimization and Failure Analysis of On-Chip ESD Protection in CMOS Integrated Circuits
by: Chen, Shih-Hung, et al.
Published: (2009) -
Design of On-Chip Transient Detection Circuit for System-Level ESD Protection
by: Chang, Chih-Hung, et al.
Published: (2017) -
On Chip ESD Protection Design In A Power Chip
by: Tai-Hung Chang, et al.
Published: (2000) -
Design of On-Chip ESD Protection Circuits with Consideration of Gate-Oxide Reliability
by: Wen-Yi Chen, et al.
Published: (2005) -
Study on whole-chip IC ESD protection circuit
by: Li Wei Lin, et al.
Published: (2002)