Design and Implementation of an Inductor Motor Drive on Chip
碩士 === 國立宜蘭大學 === 電機工程學系碩士班 === 96 === This thesis is based on the research of the Design and Implementation of an Inductor Motor Drive system on an FPGA chip. The vector control rule is used on the Inductor Motor drive system. The Xilinx Virtex-II series XC2V250 FPGA chip is used as the experiment...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/23355873330553137210 |
id |
ndltd-TW-096NIU07442007 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-096NIU074420072015-10-13T13:51:27Z http://ndltd.ncl.edu.tw/handle/23355873330553137210 Design and Implementation of an Inductor Motor Drive on Chip 感應馬達驅動器晶片設計與實現 Jen-Yi Huang 黃正宜 碩士 國立宜蘭大學 電機工程學系碩士班 96 This thesis is based on the research of the Design and Implementation of an Inductor Motor Drive system on an FPGA chip. The vector control rule is used on the Inductor Motor drive system. The Xilinx Virtex-II series XC2V250 FPGA chip is used as the experiment platform on the hardware structure. We use TECO 1HP AC induction motor as the drive system of measurement verification. In programming, the modular design is used to simplify the complexity of the circuit. In the controller module, the 2's complement of binary on 16 bits signed integer is used in the numerical operations. The fixed-point number format is represented by Fix_n.m. Following is the system on chip (SOC) design steps. First, a 16-bit Digital Signal Processor (DSP) core is designed by VHDL in the FPGA chip. Second, the 29 kinds of assembly language in the software DSP core is used to designed the controller module. Finally, in the environment of Simulink graphical, we connect each module to make it integrated. Then, induction motor drive chip design and implementation is completed. Shyh-Shing Perng 彭世興 2008 學位論文 ; thesis 67 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立宜蘭大學 === 電機工程學系碩士班 === 96 === This thesis is based on the research of the Design and Implementation of an Inductor Motor Drive system on an FPGA chip.
The vector control rule is used on the Inductor Motor drive system. The Xilinx Virtex-II series XC2V250 FPGA chip is used as the experiment platform on the hardware structure. We use TECO 1HP AC induction motor as the drive system of measurement verification.
In programming, the modular design is used to simplify the complexity of the circuit. In the controller module, the 2's complement of binary on 16 bits signed integer is used in the numerical operations. The fixed-point number format is represented by Fix_n.m. Following is the system on chip (SOC) design steps. First, a 16-bit Digital Signal Processor (DSP) core is designed by VHDL in the FPGA chip. Second, the 29 kinds of assembly language in the software DSP core is used to designed the controller module. Finally, in the environment of Simulink graphical, we connect each module to make it integrated. Then, induction motor drive chip design and implementation is completed.
|
author2 |
Shyh-Shing Perng |
author_facet |
Shyh-Shing Perng Jen-Yi Huang 黃正宜 |
author |
Jen-Yi Huang 黃正宜 |
spellingShingle |
Jen-Yi Huang 黃正宜 Design and Implementation of an Inductor Motor Drive on Chip |
author_sort |
Jen-Yi Huang |
title |
Design and Implementation of an Inductor Motor Drive on Chip |
title_short |
Design and Implementation of an Inductor Motor Drive on Chip |
title_full |
Design and Implementation of an Inductor Motor Drive on Chip |
title_fullStr |
Design and Implementation of an Inductor Motor Drive on Chip |
title_full_unstemmed |
Design and Implementation of an Inductor Motor Drive on Chip |
title_sort |
design and implementation of an inductor motor drive on chip |
publishDate |
2008 |
url |
http://ndltd.ncl.edu.tw/handle/23355873330553137210 |
work_keys_str_mv |
AT jenyihuang designandimplementationofaninductormotordriveonchip AT huángzhèngyí designandimplementationofaninductormotordriveonchip AT jenyihuang gǎnyīngmǎdáqūdòngqìjīngpiànshèjìyǔshíxiàn AT huángzhèngyí gǎnyīngmǎdáqūdòngqìjīngpiànshèjìyǔshíxiàn |
_version_ |
1717743729711775744 |