利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型

碩士 === 國立清華大學 === 資訊工程學系 === 96 === This paper proposes the first automatic approach to simultaneously generate Cycle Accurate and Cycle Count Accurate transaction level bus models. As TLM (Transaction Level Modeling) is proven an effective design methodology to manage ever-increasing complexity of...

Full description

Bibliographic Details
Main Authors: Chen Kang Lo, 羅振綱
Other Authors: Ren Song Tsay
Format: Others
Language:en_US
Online Access:http://ndltd.ncl.edu.tw/handle/11891836164513185059
id ndltd-TW-096NTHU5392071
record_format oai_dc
spelling ndltd-TW-096NTHU53920712015-11-27T04:04:16Z http://ndltd.ncl.edu.tw/handle/11891836164513185059 利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型 AutomaticGenerationofCycleAccurateandCycleCountAccurateTransactionLevelBusModelsfromaFormalModel Chen Kang Lo 羅振綱 碩士 國立清華大學 資訊工程學系 96 This paper proposes the first automatic approach to simultaneously generate Cycle Accurate and Cycle Count Accurate transaction level bus models. As TLM (Transaction Level Modeling) is proven an effective design methodology to manage ever-increasing complexity of system level designs, researchers often exploit various abstraction levels to gain either simulation speed or accuracy. Consequently, designers time and again wearily re-write and perform consistency check for different abstraction level models of the same design. To ease the work, we propose a novel correct-by-construction method that automatically and simultaneously generates multiple transaction level bus models for system simulation that can be both fast and accurate. The proposed approach relieves designers from tedious work for model refinement and error-prone consistency check. Ren Song Tsay 蔡仁松 學位論文 ; thesis 47 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立清華大學 === 資訊工程學系 === 96 === This paper proposes the first automatic approach to simultaneously generate Cycle Accurate and Cycle Count Accurate transaction level bus models. As TLM (Transaction Level Modeling) is proven an effective design methodology to manage ever-increasing complexity of system level designs, researchers often exploit various abstraction levels to gain either simulation speed or accuracy. Consequently, designers time and again wearily re-write and perform consistency check for different abstraction level models of the same design. To ease the work, we propose a novel correct-by-construction method that automatically and simultaneously generates multiple transaction level bus models for system simulation that can be both fast and accurate. The proposed approach relieves designers from tedious work for model refinement and error-prone consistency check.
author2 Ren Song Tsay
author_facet Ren Song Tsay
Chen Kang Lo
羅振綱
author Chen Kang Lo
羅振綱
spellingShingle Chen Kang Lo
羅振綱
利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型
author_sort Chen Kang Lo
title 利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型
title_short 利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型
title_full 利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型
title_fullStr 利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型
title_full_unstemmed 利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型
title_sort 利用正規模型自動化生成時脈精準與時脈數精準的交易層級匯流排模型
url http://ndltd.ncl.edu.tw/handle/11891836164513185059
work_keys_str_mv AT chenkanglo lìyòngzhèngguīmóxíngzìdònghuàshēngchéngshímàijīngzhǔnyǔshímàishùjīngzhǔndejiāoyìcéngjíhuìliúpáimóxíng
AT luózhèngāng lìyòngzhèngguīmóxíngzìdònghuàshēngchéngshímàijīngzhǔnyǔshímàishùjīngzhǔndejiāoyìcéngjíhuìliúpáimóxíng
AT chenkanglo automaticgenerationofcycleaccurateandcyclecountaccuratetransactionlevelbusmodelsfromaformalmodel
AT luózhèngāng automaticgenerationofcycleaccurateandcyclecountaccuratetransactionlevelbusmodelsfromaformalmodel
_version_ 1718137786455818240