Cell Library for Power-Aware Applications: Combinational Circuit Design
碩士 === 國立清華大學 === 電機工程學系 === 96 === In modern digital integrated circuit, high performance design with low power dissi- pation has been accomplished nowadays as the feature size of transistor keeps scaling down. However, adopting low power techniques to the digital circuit design is crucial and diff...
Main Authors: | Bor-Tyng Lin, 林柏廷 |
---|---|
Other Authors: | Hsi-Pin Ma |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/20801510610193743572 |
Similar Items
-
Cell Library for Power-Aware Applications: Sequential Circuit Design
by: Ruei-Wun Sun, et al.
Published: (2008) -
Design of a Low-Power VLSI Cell Library Exploiting Different Types of CMOS Logic Circuits
by: Huang, Po-Shin, et al.
Published: (1998) -
Standard Cell Library Noise Characterization and Power Noise Suppression Circuit Design
by: Ming-Hsien Tu, et al.
Published: (2006) -
POWER DRIVEN SYNTHESIS OF COMBINATIONAL CIRCUITS ON THE BASE OF CMOS VLSI LIBRARY ELEMENTS
by: D. I. Cheremisinov, et al.
Published: (2016-10-01) -
Design of A High Linearity Power Amplifiers with Analog Predistortion Circuit for LTE System Applications
by: Kyle lin, et al.
Published: (2018)