Design and Implementation of CMOS Wide-Range Delay-Locked Loop
博士 === 國立臺灣大學 === 電子工程學研究所 === 96 === With the advance of the CMOS process, more and more circuits are integrated into a single chip. In the high-performance integrated circuits, the clock generator plays one of the important roles, especially in the microprocessor and memory system. In the past, cl...
Main Authors: | Chao-Chyun Chen, 陳超群 |
---|---|
Other Authors: | Shen-Iuan Liu |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/33103244333607020274 |
Similar Items
-
Design and Implementation of Wide-Range Multi-phase Delay-Locked Loop
by: HONG-JIE GUO, et al.
Published: (2013) -
Design of Delay-Locked Loop with Fast-Lock and Wide-Range Operation
by: Yu-Lung Lo, et al.
Published: (2003) -
The Design and Implementation of a Wide-Range Power-Efficient CMOS Phase Locked Loop
by: Ming-yu Hsieh, et al.
Published: (2005) -
Design of Fast-Locked Delay-Locked Loops With Wide-Range Detection
by: Ben-Young Wang, et al.
Published: (2014) -
Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and Delay-Locked-Loop
by: Chung-Ting Lu, et al.
Published: (2007)