Formal-Assisted Buffer Insertion

• Main Authors: Kai-Chu Wu, 吳鎧竹
• Other Authors: 黃鐘揚
• Format: Others
• Language: en_US
• Published: 2008
• Online Access: http://ndltd.ncl.edu.tw/handle/20044781400629371615

碩士 === 國立臺灣大學 === 電機工程學研究所 === 96 === Along with the progress of VLSI technology, buffer insertion plays an increasingly important role in improving circuit performance. Prior works (e.g. VGDP algorithm) are focused on enhancing the running time of buffer insertion algorithms, while our main objective in this thesis is to improve the solution quality. In contract to the traditional dynamic programming algorithms, we propose a formal-assisted buffer insertion (FABI) algorithm which can further improve circuit delay optimized by path-based VGDP buffer insertion. Experimental results show that block-based FABI has average 7.64 % circuit delay improvement over the path-based VGDP on ISCAS 85 benchmark circuits.