Design and Implementation of the Optical Receiver and the Dual-Band Clock and Data Recovery Integrated Circuits

碩士 === 國立臺灣科技大學 === 電子工程系 === 96 === This thesis presents integrated circuits for optical communication systems, including the light emitting device, light receiving device, transimpedance amplifier (TIA) with the regulated cascade (RGC) input stage, voltage controlled oscillator (VCO), and dual-ban...

Full description

Bibliographic Details
Main Authors: Zong-Ting Lin, 林宗霆
Other Authors: Cheng-Kuang Liu
Format: Others
Language:en_US
Published: 2008
Online Access:http://ndltd.ncl.edu.tw/handle/68811272816910725496
Description
Summary:碩士 === 國立臺灣科技大學 === 電子工程系 === 96 === This thesis presents integrated circuits for optical communication systems, including the light emitting device, light receiving device, transimpedance amplifier (TIA) with the regulated cascade (RGC) input stage, voltage controlled oscillator (VCO), and dual-band clock and data recovery (CDR) circuit. First, we show a MOS structure for both light emitting device and light receiving device. The device is equivalent to a p-n diode. At the 400-mA forward-bias current, the 1100-nm emitting light power is 57nW. At the 1.8-V reverse-bias voltage, the photocurrents generated by the incident light power of 4mW are about 1.8μA and 800nA, for the 530nm green light and the 630nm red light, respectively. We implement the light emitting device, light receiving device, and RGC TIA in a chip, using the TSMC 0.35μm SiGe BiCMOS process. The RGC TIA achieves a transimpedance gain of 65dBΩ and -3dB bandwidth of 2.5GHz. The maximum data rate of the RGC TIA is 2.5Gbps. Besides, we implement a 2.4GHz low power and low voltage VCO in the TSMC 0.18μm CMOS process. The VCO achieves a tuning range of 22% and phase noise of -119dBc/Hz at a 1MHz offset. The power consumption of the VCO core is 3.48mW under 1.2V supply voltage. The FOM of the VCO is -180.7dBc/Hz. Finally, we propose a 1.25Gbps/625Mbps dual-band CDR circuit for application to the optical receiver in the TSMC 0.18μm CMOS process.