Design and Implementation for Tunable Adaptors

碩士 === 淡江大學 === 電機工程學系碩士在職專班 === 96 === This thesis presents an output voltage tunable design for the adaptors. The design consists of a scheme which can automatically detect the load conditions. Accordingly, the output voltage of the adaptors is tuned to be smaller in the light load, which in turn...

Full description

Bibliographic Details
Main Authors: Hsiao-Wen Chen, 陳曉雯
Other Authors: Yung-Shan Chou
Format: Others
Language:zh-TW
Published: 2008
Online Access:http://ndltd.ncl.edu.tw/handle/19412793035158294566
id ndltd-TW-096TKU05442002
record_format oai_dc
spelling ndltd-TW-096TKU054420022016-05-18T04:13:37Z http://ndltd.ncl.edu.tw/handle/19412793035158294566 Design and Implementation for Tunable Adaptors 可調式電源轉接器之設計與實現 Hsiao-Wen Chen 陳曉雯 碩士 淡江大學 電機工程學系碩士在職專班 96 This thesis presents an output voltage tunable design for the adaptors. The design consists of a scheme which can automatically detect the load conditions. Accordingly, the output voltage of the adaptors is tuned to be smaller in the light load, which in turn reduces the associated MOSFET loss so as to achieve the purpose of saving energy. Whereas in heavily load, the output voltage of the adaptors is tuned back to the normal value. The core of the design is a fuzzy system chip implemented by Complex Programmable Logic Device (CPLD), which is comprised of Fuzzifier Module, Fuzzy Knowledge base (FKB), Fuzzy Inference Engine and Defuzzifier Module. Having obtained the current sampled data, a PWM signal is produced through the operation of the fuzzy system chip. The pwm signal is fed into the adaptors to adjust the adaptor output voltage in order to align with the desired reference voltage. In this thesis the design has been applied to a notebook. Experimental results demonstrate that the tunable adaptors design can achieve energy saving, temperature reduction and acoustic noise reduction. This idea of the design can be applied to several electrical products. Yung-Shan Chou 周永山 2008 學位論文 ; thesis 61 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 淡江大學 === 電機工程學系碩士在職專班 === 96 === This thesis presents an output voltage tunable design for the adaptors. The design consists of a scheme which can automatically detect the load conditions. Accordingly, the output voltage of the adaptors is tuned to be smaller in the light load, which in turn reduces the associated MOSFET loss so as to achieve the purpose of saving energy. Whereas in heavily load, the output voltage of the adaptors is tuned back to the normal value. The core of the design is a fuzzy system chip implemented by Complex Programmable Logic Device (CPLD), which is comprised of Fuzzifier Module, Fuzzy Knowledge base (FKB), Fuzzy Inference Engine and Defuzzifier Module. Having obtained the current sampled data, a PWM signal is produced through the operation of the fuzzy system chip. The pwm signal is fed into the adaptors to adjust the adaptor output voltage in order to align with the desired reference voltage. In this thesis the design has been applied to a notebook. Experimental results demonstrate that the tunable adaptors design can achieve energy saving, temperature reduction and acoustic noise reduction. This idea of the design can be applied to several electrical products.
author2 Yung-Shan Chou
author_facet Yung-Shan Chou
Hsiao-Wen Chen
陳曉雯
author Hsiao-Wen Chen
陳曉雯
spellingShingle Hsiao-Wen Chen
陳曉雯
Design and Implementation for Tunable Adaptors
author_sort Hsiao-Wen Chen
title Design and Implementation for Tunable Adaptors
title_short Design and Implementation for Tunable Adaptors
title_full Design and Implementation for Tunable Adaptors
title_fullStr Design and Implementation for Tunable Adaptors
title_full_unstemmed Design and Implementation for Tunable Adaptors
title_sort design and implementation for tunable adaptors
publishDate 2008
url http://ndltd.ncl.edu.tw/handle/19412793035158294566
work_keys_str_mv AT hsiaowenchen designandimplementationfortunableadaptors
AT chénxiǎowén designandimplementationfortunableadaptors
AT hsiaowenchen kědiàoshìdiànyuánzhuǎnjiēqìzhīshèjìyǔshíxiàn
AT chénxiǎowén kědiàoshìdiànyuánzhuǎnjiēqìzhīshèjìyǔshíxiàn
_version_ 1718271561218129920