3D-Floorplanning for Via and Wire length Minimization

3D-Floorplanning for Via and Wire length Minimization

碩士 === 逢甲大學 === 資訊工程所 === 97 === none

Bibliographic Details
Main Authors:	Yi-Siang Yang, 楊逸翔
Other Authors:	De-Sheng Chen
Format:	Others
Language:	zh-TW
Published:	2009
Online Access:	http://ndltd.ncl.edu.tw/handle/06796400431591301897

Similar Items

An Improved Particles Swarm Optimization for Floorplanning Area and Wire Length Optimization Problems
by: Hsiang-Min Wang, et al.
Published: (2006)

Cluster-Based Thermal-Aware 3D-Floorplanning Technique with Post-Floorplan TTSV Insertion at Via-Channels
by: Chia-Chen Wen, et al.
Published: (2012)

Multilayer Floorplanning Using 3D Slicing trees
by: Chih-Sheng Yang, et al.
Published: (2009)

3D VLSI Floorplanning
by: Tai-Lung Wang, et al.
Published: (2013)

An Integrated Approach for Floorplan and Routing Strategies with Crosstalk Minimization
by: Feng-Ming Chen, et al.
Published: (2004)

A 3D Floorplanning Methodology Applied to Hybrid Bonding Style
by: Jung-AnYang, et al.
Published: (2017)

Topology similarity driven floorplan algorithm for wirelength minimization
by: Lai, Peng-Hsien, et al.
Published: (2013)

Realization of Multilevel-floorplanning on 3D-VLSI
by: Je-Yan Su, et al.
Published: (2013)

Wire Length Driven Flip-Chip Pin-Out Designation by Range Constrained Pin-Block Floorplanning in Package-Board Codesign
by: Chia-Lun Weng, et al.
Published: (2007)

Wire Length and Domino Power Minimization Based on Multiple Wire Replacement Techniques
by: Sheng-Hung Tu, et al.
Published: (2000)

Post-floorplanning Power Optimization in 3D IC
by: Chen, Chun-Yu, et al.
Published: (2011)

3D Floorplanning Methodology Considering Stacked Modules
by: Chih-YaoHu, et al.
Published: (2015)

Floorplanning,TSVAssignmentandPinAssignmentfor3D-ICDesigns
by: Feng, Kuan-Chung, et al.
Published: (2010)

Temporal Floorplanning Using 3D-subTCG
by: HsinLung Chen, et al.
Published: (2002)

Scalability and interconnection issues in floorplan design and floorplan representations.
Published: (2001)

Efficient TSV Planning Algorithm via Congestion-Aware Block Shifting in 3D Floorplanning
by: Huang Chung-Yu, et al.
Published: (2012)

Temperature-Constrained Fixed-Outline Floorplanning for 3D ICs
by: Hong, Ciao-Yu, et al.
Published: (2011)

Efficient Sliceable Floorplan Transformation for 3D Chip Design
by: Yue-Fong Luo, et al.
Published: (2006)

Floorplan Design and Yield Enhancement of 3-D Integrated Circuits
by: Nain, Rajeev Kumar
Published: (2011)

A Multiple Power Domain Floorplanning in 3D IC
by: Lin, Hung-Lung, et al.
Published: (2010)

IR-drop and Thermal Dissipation Aware 3D Floorplan
by: Wang, Tz-Cheng, et al.
Published: (2010)

Temperature-Aware Floorplanning for Fixed-Outline 3D ICs
by: Tianming Ni, et al.
Published: (2019-01-01)

An Improved Simulated Annealing Algorithm With Excessive Length Penalty for Fixed-Outline Floorplanning
by: Zhipeng Huang, et al.
Published: (2020-01-01)

3D-IC Fixed-Outline Floorplanning Considering Signal and Thermal Through-Silicon Via Planning
by: Hsu, Chan-Wei, et al.
Published: (2010)

Orthogonal Simulated Annealing for Floorplanning
by: Yi-Kuang Lin, et al.
Published: (2002)

An Integer Linear Programming Approach to 3D VLSI Incremental Floorplanning
by: Cheng, Wei-Yu, et al.
Published: (2012)

Partition-Based 3D Floorplan with Whitespace Redistribution for Thermal Refinement
by: Hua-zhen Jiang, et al.
Published: (2010)

Performance and Temperature Aware Floorplanning Optimization for 2D and 3D Microarchitectures
by: Healy, Michael Benjamin
Published: (2006)

Multistage Hierarchical Floorplanning
by: Wen-Yu Fu, et al.
Published: (2002)

Congestion-Driven Floorplanning
by: Chung-Chiao Chang, et al.
Published: (2004)

Post Layout Wire Length Minimization Using Global Flow Optimization
by: 施智偉
Published: (2001)

Wirelength-Driven Incremental TSV Redistribution on 3-D IC Floorplanning
by: Lin, Yung Shun, et al.
Published: (2013)

Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs
by: Chang, Min-Sheng, et al.
Published: (2013)

TSV-aware Fixed-outline Floorplanning Methodology for 3D ICs
by: Pei-ShanWu, et al.
Published: (2015)

Existence theorems for floorplans
by: Rinsma, I.
Published: (2013)

Optimization Problems in Floorplanning
by: Chih-Hung Lee, et al.
Published: (2004)

Interconnect-driven floorplanning.
Published: (2002)

Bus-driven floorplanning.
Published: (2005)

Simultaneous Floorplanning and Power/Ground Network Synthesis
by: 楊士賢
Published: (2003)

Simultaneous Buffer / Flip-Flop Station Planning and Voltage Drop Minimization in Floorplan Design
by: Hsin-Hua Pan, et al.
Published: (2007)

Cannot write session to /tmp/vufind_sessions/sess_6b4ks2ivhudk43os6p1bj34hek