3D-Floorplanning for Via and Wire length Minimization
碩士 === 逢甲大學 === 資訊工程所 === 97 === none
Main Authors: | Yi-Siang Yang, 楊逸翔 |
---|---|
Other Authors: | De-Sheng Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/06796400431591301897 |
Similar Items
-
An Improved Particles Swarm Optimization for Floorplanning Area and Wire Length Optimization Problems
by: Hsiang-Min Wang, et al.
Published: (2006) -
Cluster-Based Thermal-Aware 3D-Floorplanning Technique with Post-Floorplan TTSV Insertion at Via-Channels
by: Chia-Chen Wen, et al.
Published: (2012) -
Multilayer Floorplanning Using 3D Slicing trees
by: Chih-Sheng Yang, et al.
Published: (2009) -
3D VLSI Floorplanning
by: Tai-Lung Wang, et al.
Published: (2013) -
An Integrated Approach for Floorplan and Routing Strategies with Crosstalk Minimization
by: Feng-Ming Chen, et al.
Published: (2004)