Realize the Digital Redesign of Fuzzy PWM Control in FPGA Hardware

碩士 === 遠東科技大學 === 機電光系統研究所 === 98 === The thesis proposes a new method to adjust the pulse width of PWM (Pulse Width Modulation) used in digital redesign and to realize fuzzy controllers in the FPGA (Field Programmable Gate Array). Following steps are the specific simulation and hardware implementat...

Full description

Bibliographic Details
Main Authors: Rong-Ting Hung, 洪榮廷
Other Authors: Cheng-Shion Shieh
Format: Others
Language:zh-TW
Published: 2009
Online Access:http://ndltd.ncl.edu.tw/handle/16706687446577803467
id ndltd-TW-097FEC07490004
record_format oai_dc
spelling ndltd-TW-097FEC074900042016-04-27T04:11:51Z http://ndltd.ncl.edu.tw/handle/16706687446577803467 Realize the Digital Redesign of Fuzzy PWM Control in FPGA Hardware 在FPGA硬體上實現數位再設計的FuzzyPWM控制器 Rong-Ting Hung 洪榮廷 碩士 遠東科技大學 機電光系統研究所 98 The thesis proposes a new method to adjust the pulse width of PWM (Pulse Width Modulation) used in digital redesign and to realize fuzzy controllers in the FPGA (Field Programmable Gate Array). Following steps are the specific simulation and hardware implementation: 1. Use Fuzzy Logic to design a hybrid system controller to adjust the pulse width of PWM. 2. Design a PWM generator whose output can be switched to positive, negative and zero states. 3. Use GA (Genetic Algorithm) to adjust parameters of membership function in fuzzy controller and to switch positive-negative and zero-output parameters of the PWM generator. 4. Simulate and compare the output response of hybrid system with that of analog system in MATLAB/Simulink. 5. Rewrite fuzzy logic control algorithm with DSP Builder and download it into hardware FPGA. After above mentioned steps are completed, we will use a computer as a simulation plant and utilize the hardware FPGA controller to implement the fuzzy logic control algorithm of completed simulation. This will validate the proposed benefit and feasibility of the method of adjusting pulse width in performance of digital redesign. Cheng-Shion Shieh 謝正雄 2009 學位論文 ; thesis 73 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 遠東科技大學 === 機電光系統研究所 === 98 === The thesis proposes a new method to adjust the pulse width of PWM (Pulse Width Modulation) used in digital redesign and to realize fuzzy controllers in the FPGA (Field Programmable Gate Array). Following steps are the specific simulation and hardware implementation: 1. Use Fuzzy Logic to design a hybrid system controller to adjust the pulse width of PWM. 2. Design a PWM generator whose output can be switched to positive, negative and zero states. 3. Use GA (Genetic Algorithm) to adjust parameters of membership function in fuzzy controller and to switch positive-negative and zero-output parameters of the PWM generator. 4. Simulate and compare the output response of hybrid system with that of analog system in MATLAB/Simulink. 5. Rewrite fuzzy logic control algorithm with DSP Builder and download it into hardware FPGA. After above mentioned steps are completed, we will use a computer as a simulation plant and utilize the hardware FPGA controller to implement the fuzzy logic control algorithm of completed simulation. This will validate the proposed benefit and feasibility of the method of adjusting pulse width in performance of digital redesign.
author2 Cheng-Shion Shieh
author_facet Cheng-Shion Shieh
Rong-Ting Hung
洪榮廷
author Rong-Ting Hung
洪榮廷
spellingShingle Rong-Ting Hung
洪榮廷
Realize the Digital Redesign of Fuzzy PWM Control in FPGA Hardware
author_sort Rong-Ting Hung
title Realize the Digital Redesign of Fuzzy PWM Control in FPGA Hardware
title_short Realize the Digital Redesign of Fuzzy PWM Control in FPGA Hardware
title_full Realize the Digital Redesign of Fuzzy PWM Control in FPGA Hardware
title_fullStr Realize the Digital Redesign of Fuzzy PWM Control in FPGA Hardware
title_full_unstemmed Realize the Digital Redesign of Fuzzy PWM Control in FPGA Hardware
title_sort realize the digital redesign of fuzzy pwm control in fpga hardware
publishDate 2009
url http://ndltd.ncl.edu.tw/handle/16706687446577803467
work_keys_str_mv AT rongtinghung realizethedigitalredesignoffuzzypwmcontrolinfpgahardware
AT hóngróngtíng realizethedigitalredesignoffuzzypwmcontrolinfpgahardware
AT rongtinghung zàifpgayìngtǐshàngshíxiànshùwèizàishèjìdefuzzypwmkòngzhìqì
AT hóngróngtíng zàifpgayìngtǐshàngshíxiànshùwèizàishèjìdefuzzypwmkòngzhìqì
_version_ 1718250157864124416