A Novel Copper Electroplating Formula for Filling Through Silicon Vias
碩士 === 國立中興大學 === 化學工程學系所 === 97 === The development of modern science and technology proceeds quicker and quicker. Three-dimensional (3D) integration of chips is fast growing to carry out high-speed performance and high-density packaging. 3D integration uses through-silicon-vias (TSVs) to interconn...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/18681473917516633111 |
id |
ndltd-TW-097NCHU5063022 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-097NCHU50630222016-07-16T04:11:07Z http://ndltd.ncl.edu.tw/handle/18681473917516633111 A Novel Copper Electroplating Formula for Filling Through Silicon Vias 填充矽通孔之新穎電鍍銅配方 Wei-Hsiang Chen 陳偉翔 碩士 國立中興大學 化學工程學系所 97 The development of modern science and technology proceeds quicker and quicker. Three-dimensional (3D) integration of chips is fast growing to carry out high-speed performance and high-density packaging. 3D integration uses through-silicon-vias (TSVs) to interconnect multiple active circuit layer in a single chip, that performs high density interconnects with a small form factor. This thesis achieves void-free TSV filling using electrochemical deposition (ECD) of copper, because a void formed in the TSV may cause serious reliability issues. Since the aspect ratio of the TSV is much higher than that of the vias of printed circuit boards (PCBs), a common copper plating formula for PCBs cannot fully fill the TSV with copper deposit. In this thesis, some novel organic additives were screened by chronopotentiometry to be levelers. Electroanalytical measurements and feature-filling experiments were carried out to study the effect of these additives. Copper electroplating formulas with multi-component and with single component for TSV filling were developed. TTC is a new additive, which is appropriate for TSV filling in multi-component method. A trapezium-type profile of the top copper deposit in the filled TSV was achievable using the plating formula with TTC. This plating process can make sure of no void and seam formation during plating. TV was a novel additive for filling TSV in a single component system. Surprisingly, the thickness of copper on the wafer surface was a constant during the plating process, indicating that the copper deposition is highly selective. The high selectivity of copper fill greatly reduces the loading of chemical mechanical polishing (CMP) and saves the process time of TSV. The insulating layer, barrier layer and copper seed layer were formed inside the TSV before copper electrodeposition. However, the step coverage of sputtered copper seed layer was not good enough. A void-free filling of the TSV is not only achieved by an excellent plating formula but also by good continuity and conformality of the seed layer. The thickness of the seed layer coated on the via wall has significant effect on the TSV filling. If the seed layer is not continuous, then a void-free filling of the TSV is not achievable. In this work, we developed another plating formula to repair the discontinuous seed layer rendering it to be continuous and conformal. Thus, the TSV with a high aspect ratio were fully filled after repairing the seed layer using the special plating formula. Wei-Ping Dow 竇維平 學位論文 ; thesis 111 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中興大學 === 化學工程學系所 === 97 === The development of modern science and technology proceeds quicker and quicker. Three-dimensional (3D) integration of chips is fast growing to carry out high-speed performance and high-density packaging. 3D integration uses through-silicon-vias (TSVs) to interconnect multiple active circuit layer in a single chip, that performs high density interconnects with a small form factor. This thesis achieves void-free TSV filling using electrochemical deposition (ECD) of copper, because a void formed in the TSV may cause serious reliability issues.
Since the aspect ratio of the TSV is much higher than that of the vias of printed circuit boards (PCBs), a common copper plating formula for PCBs cannot fully fill the TSV with copper deposit. In this thesis, some novel organic additives were screened by chronopotentiometry to be levelers. Electroanalytical measurements and feature-filling experiments were carried out to study the effect of these additives.
Copper electroplating formulas with multi-component and with single component for TSV filling were developed. TTC is a new additive, which is appropriate for TSV filling in multi-component method. A trapezium-type profile of the top copper deposit in the filled TSV was achievable using the plating formula with TTC. This plating process can make sure of no void and seam formation during plating. TV was a novel additive for filling TSV in a single component system. Surprisingly, the thickness of copper on the wafer surface was a constant during the plating process, indicating that the copper deposition is highly selective. The high selectivity of copper fill greatly reduces the loading of chemical mechanical polishing (CMP) and saves the process time of TSV.
The insulating layer, barrier layer and copper seed layer were formed inside the TSV before copper electrodeposition. However, the step coverage of sputtered copper seed layer was not good enough. A void-free filling of the TSV is not only achieved by an excellent plating formula but also by good continuity and conformality of the seed layer. The thickness of the seed layer coated on the via wall has significant effect on the TSV filling. If the seed layer is not continuous, then a void-free filling of the TSV is not achievable. In this work, we developed another plating formula to repair the discontinuous seed layer rendering it to be continuous and conformal. Thus, the TSV with a high aspect ratio were fully filled after repairing the seed layer using the special plating formula.
|
author2 |
Wei-Ping Dow |
author_facet |
Wei-Ping Dow Wei-Hsiang Chen 陳偉翔 |
author |
Wei-Hsiang Chen 陳偉翔 |
spellingShingle |
Wei-Hsiang Chen 陳偉翔 A Novel Copper Electroplating Formula for Filling Through Silicon Vias |
author_sort |
Wei-Hsiang Chen |
title |
A Novel Copper Electroplating Formula for Filling Through Silicon Vias |
title_short |
A Novel Copper Electroplating Formula for Filling Through Silicon Vias |
title_full |
A Novel Copper Electroplating Formula for Filling Through Silicon Vias |
title_fullStr |
A Novel Copper Electroplating Formula for Filling Through Silicon Vias |
title_full_unstemmed |
A Novel Copper Electroplating Formula for Filling Through Silicon Vias |
title_sort |
novel copper electroplating formula for filling through silicon vias |
url |
http://ndltd.ncl.edu.tw/handle/18681473917516633111 |
work_keys_str_mv |
AT weihsiangchen anovelcopperelectroplatingformulaforfillingthroughsiliconvias AT chénwěixiáng anovelcopperelectroplatingformulaforfillingthroughsiliconvias AT weihsiangchen tiánchōngxìtōngkǒngzhīxīnyǐngdiàndùtóngpèifāng AT chénwěixiáng tiánchōngxìtōngkǒngzhīxīnyǐngdiàndùtóngpèifāng AT weihsiangchen novelcopperelectroplatingformulaforfillingthroughsiliconvias AT chénwěixiáng novelcopperelectroplatingformulaforfillingthroughsiliconvias |
_version_ |
1718350194041421824 |