A Novel Copper Electroplating Formula for Filling Through Silicon Vias
碩士 === 國立中興大學 === 化學工程學系所 === 97 === The development of modern science and technology proceeds quicker and quicker. Three-dimensional (3D) integration of chips is fast growing to carry out high-speed performance and high-density packaging. 3D integration uses through-silicon-vias (TSVs) to interconn...
Main Authors: | Wei-Hsiang Chen, 陳偉翔 |
---|---|
Other Authors: | Wei-Ping Dow |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/18681473917516633111 |
Similar Items
-
A Novel Copper Electroplating Formula for Laser-Drilled Microvia and Through Hole Filling
by: Hsiang-Hao Chen, et al. -
Formula Development for Through-Hole Filling by Copper Electroplating
by: Jhih-Jyun Yan, et al.
Published: (2013) -
Development of New Formula for Filling Through-Hole by Copper Electroplating
by: Chun-Wei Lu, et al.
Published: (2010) -
Degradation of Electroplating Bath and its Influence on Copper Electrodeposition for Through-Silicon Via Filling
by: Jo-Ping Lin, et al.
Published: (2012) -
Development of a novel leveler and its application on copper electroplating for via and through hole filling
by: Da-Huei Liou, et al.