An On-Line Real-Time Fault-Tolerant Mechanism for 2D DCT/IDCT Circuits
碩士 === 國立中興大學 === 資訊科學與工程學系所 === 97 === The image compression technology plays a very important role with respect to the rapid improvement of multimedia communication system.To accelerate the performance of image compression, a hardware circuit has been used to speed up the system operating speed. T...
Main Authors: | Kun-Hsien Lin, 林坤憲 |
---|---|
Other Authors: | 黃德成 |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/04004730355764819681 |
Similar Items
-
The Implementation of A Novel DCT/IDCT Chip
by: Chun-Pin Lin, et al.
Published: (2000) -
IMPLEMENTATION OF 2-D DCT/IDCT VLSI ARCHITECTURE
by: Lei-Luo Tsai, et al.
Published: (1999) -
VLSI IMPLEMENTATION OF 2-D DCT/IDCT ARCHITECTURE
by: Min-Chih Liu, et al.
Published: (2008) -
Hardware architectures for the H.265-HEVC DCT/IDCT
by: 林郁翔
Published: (2017) -
The Design and Implementation of DCT/IDCT Chip with Novel Architecture
by: Huang Chih-Sheng, et al.
Published: (1999)