Design of on-chip Balun with high coupling factor in CMOS Technology
碩士 === 國立中興大學 === 電機工程學系所 === 97 === This thesis uses coupled-line theory [2] , [3] to extract the odd and even mode capacitances of device, and to analyze the characteristics of on-chip Balun. The thesis mainly includes four experiment topics. The first topic addresses planar Marchand Balun. Adopti...
Main Authors: | Szu-Yuan Chen, 陳思源 |
---|---|
Other Authors: | 許�睇� |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/78501427421943472181 |
Similar Items
-
Design of small Chip-Area Balun in CMOS Technology
by: Sih-Han Lai, et al.
Published: (2008) -
Design and Implementation of Millimeter-Wave Multiple Balun in CMOS Process
by: Wen-Yun Lin, et al.
Published: (2015) -
Tunable Balun Low-Noise Amplifier in 65nm CMOS Technology
by: J. Sturm, et al.
Published: (2014-04-01) -
CMOS bulk-driven mixers with passive baluns
by: Van Vorst, Daryl
Published: (2008) -
CMOS bulk-driven mixers with passive baluns
by: Van Vorst, Daryl
Published: (2008)