Digitally Phase Adjusted Clock Data Recovery for Receiver with Spread Spectrum Clocking
碩士 === 國立交通大學 === 電子工程系所 === 97 === Recently, many high-speed and low cost serial link transmission technologies are developed and are widely used in modern electronic products. The clock and data recovery module is the most important component in the receiver end of high speed serial link systems....
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/14752026563669273582 |
id |
ndltd-TW-097NCTU5428058 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-097NCTU54280582015-10-13T13:11:49Z http://ndltd.ncl.edu.tw/handle/14752026563669273582 Digitally Phase Adjusted Clock Data Recovery for Receiver with Spread Spectrum Clocking 適用於展頻時脈之數位相位調整的時脈資料回復電路 Shu Rung Li 李舒蓉 碩士 國立交通大學 電子工程系所 97 Recently, many high-speed and low cost serial link transmission technologies are developed and are widely used in modern electronic products. The clock and data recovery module is the most important component in the receiver end of high speed serial link systems. Modern trend of CDR circuit design includes: First, as the increase of transmission bandwidth and the decrease of fabrication cost, multi-channel transmission system has become the mainstream. Second, digitally implemented CDRs are often more favorable than analog ones for the broad applications and robustness against PVT (process, voltage, temperature) variations. Finally, in order to reduce EMI (electro-magnetic interference) problem, spread spectrum clock technology is used in data transmission. Therefore, it is necessary for CDR to recover correct data from spread spectrum clock transmission. In the high speed CDR, binary phase detection is the mainstream. However the non-linear characteristic of binary phase detection introduces unwanted effects like PD gain varies with jitter amplitude, and oscillatory steady state of phase tracking. Therefore we propose a Multiple-Alternating Edge Sampling (M-AES) scheme and Gain Compensation to linearize the PD gain and achieve a stable phase detection. Spread spectrum technique slightly modulates the frequency of clock signal and spreads it over a wider bandwidth. This would lead to a reduction of the peak level of the clock energy. A spread spectrum technique using PLL with a sigma delta modulator and phase rotation algorithm is proposed. Our spread spectrum clock generator (SSCG) for Serial ATA III Specification is down spread 5000ppm with a triangular modulation profile and the modulation frequency is 30 KHz. One objective of this thesis is to analyze the effect of different order of ΣΔ modulation. Our theoretical results have shown that, once the phase resolution of the interpolator is high enough, the difference of the jitter from different order of modulators is so insignificant that can be neglected. The test chip is fabricated in UMC 90nm CMOS regular-Vt process. The post-layout simulated data rate from 5.5Gbps to 6.5Gbps, the peak-to-peak jitter is 17.52ps. The spread clocking has a peak-to-peak cycle-to-cycle jitter of 1.13ps and consumes 7.57mW at 1.4GHz. The EMI reduction in this circuit is about 20.6dB. The analog circuit power consumption is 55mW under 1.0V supply voltage. 周世傑 2008 學位論文 ; thesis 82 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立交通大學 === 電子工程系所 === 97 === Recently, many high-speed and low cost serial link transmission technologies are
developed and are widely used in modern electronic products. The clock and data
recovery module is the most important component in the receiver end of high speed
serial link systems. Modern trend of CDR circuit design includes: First, as the
increase of transmission bandwidth and the decrease of fabrication cost, multi-channel
transmission system has become the mainstream. Second, digitally implemented
CDRs are often more favorable than analog ones for the broad applications and
robustness against PVT (process, voltage, temperature) variations. Finally, in order to
reduce EMI (electro-magnetic interference) problem, spread spectrum clock
technology is used in data transmission. Therefore, it is necessary for CDR to recover
correct data from spread spectrum clock transmission.
In the high speed CDR, binary phase detection is the mainstream. However the
non-linear characteristic of binary phase detection introduces unwanted effects like
PD gain varies with jitter amplitude, and oscillatory steady state of phase tracking.
Therefore we propose a Multiple-Alternating Edge Sampling (M-AES) scheme and
Gain Compensation to linearize the PD gain and achieve a stable phase detection.
Spread spectrum technique slightly modulates the frequency of clock signal and
spreads it over a wider bandwidth. This would lead to a reduction of the peak level of
the clock energy. A spread spectrum technique using PLL with a sigma delta
modulator and phase rotation algorithm is proposed. Our spread spectrum clock
generator (SSCG) for Serial ATA III Specification is down spread 5000ppm with a
triangular modulation profile and the modulation frequency is 30 KHz. One objective
of this thesis is to analyze the effect of different order of ΣΔ modulation. Our
theoretical results have shown that, once the phase resolution of the interpolator is
high enough, the difference of the jitter from different order of modulators is so
insignificant that can be neglected.
The test chip is fabricated in UMC 90nm CMOS regular-Vt process. The
post-layout simulated data rate from 5.5Gbps to 6.5Gbps, the peak-to-peak jitter is
17.52ps. The spread clocking has a peak-to-peak cycle-to-cycle jitter of 1.13ps and
consumes 7.57mW at 1.4GHz. The EMI reduction in this circuit is about 20.6dB. The
analog circuit power consumption is 55mW under 1.0V supply voltage.
|
author2 |
周世傑 |
author_facet |
周世傑 Shu Rung Li 李舒蓉 |
author |
Shu Rung Li 李舒蓉 |
spellingShingle |
Shu Rung Li 李舒蓉 Digitally Phase Adjusted Clock Data Recovery for Receiver with Spread Spectrum Clocking |
author_sort |
Shu Rung Li |
title |
Digitally Phase Adjusted Clock Data Recovery for Receiver with Spread Spectrum Clocking |
title_short |
Digitally Phase Adjusted Clock Data Recovery for Receiver with Spread Spectrum Clocking |
title_full |
Digitally Phase Adjusted Clock Data Recovery for Receiver with Spread Spectrum Clocking |
title_fullStr |
Digitally Phase Adjusted Clock Data Recovery for Receiver with Spread Spectrum Clocking |
title_full_unstemmed |
Digitally Phase Adjusted Clock Data Recovery for Receiver with Spread Spectrum Clocking |
title_sort |
digitally phase adjusted clock data recovery for receiver with spread spectrum clocking |
publishDate |
2008 |
url |
http://ndltd.ncl.edu.tw/handle/14752026563669273582 |
work_keys_str_mv |
AT shurungli digitallyphaseadjustedclockdatarecoveryforreceiverwithspreadspectrumclocking AT lǐshūróng digitallyphaseadjustedclockdatarecoveryforreceiverwithspreadspectrumclocking AT shurungli shìyòngyúzhǎnpínshímàizhīshùwèixiāngwèidiàozhěngdeshímàizīliàohuífùdiànlù AT lǐshūróng shìyòngyúzhǎnpínshímàizhīshùwèixiāngwèidiàozhěngdeshímàizīliàohuífùdiànlù |
_version_ |
1717734163391447040 |