All Digital Phase-Locked Loop With Programmable Phase Injection Locking

碩士 === 國立交通大學 === 電機與控制工程系所 === 97 === This thesis propose an all digital phase-locked loop with programmable phase injection locking mechanics. The phase injection to the digitally controlled oscillator can reduce the phase noise. Using programmable phase injection strength can achieve optimum out...

Full description

Bibliographic Details
Main Authors: Kung, Fan-Hsiang, 孔繁祥
Other Authors: Su, Chau-Chin
Format: Others
Language:zh-TW
Published: 2009
Online Access:http://ndltd.ncl.edu.tw/handle/51857591927968419002
id ndltd-TW-097NCTU5591054
record_format oai_dc
spelling ndltd-TW-097NCTU55910542015-10-13T14:53:17Z http://ndltd.ncl.edu.tw/handle/51857591927968419002 All Digital Phase-Locked Loop With Programmable Phase Injection Locking 具可調變相位注入鎖定之全數位鎖相迴路 Kung, Fan-Hsiang 孔繁祥 碩士 國立交通大學 電機與控制工程系所 97 This thesis propose an all digital phase-locked loop with programmable phase injection locking mechanics. The phase injection to the digitally controlled oscillator can reduce the phase noise. Using programmable phase injection strength can achieve optimum output performance in different environment. In order to enhance the resolution of digitally controlled oscillator , we use sigma-delta modulator to achieve fractional control on the LSB. This method will enhance resolution of the digitally controlled oscillator. The proposed ADPLL is implemented in TSMC 0.13 um 1P6M RF technology. The simulation results show that the output clock has a peak-to-peak jitter of 17ps, the power dissipation is 22mW, the output frequency is 1.25GHZ Su, Chau-Chin 蘇朝琴 2009 學位論文 ; thesis 61 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 國立交通大學 === 電機與控制工程系所 === 97 === This thesis propose an all digital phase-locked loop with programmable phase injection locking mechanics. The phase injection to the digitally controlled oscillator can reduce the phase noise. Using programmable phase injection strength can achieve optimum output performance in different environment. In order to enhance the resolution of digitally controlled oscillator , we use sigma-delta modulator to achieve fractional control on the LSB. This method will enhance resolution of the digitally controlled oscillator. The proposed ADPLL is implemented in TSMC 0.13 um 1P6M RF technology. The simulation results show that the output clock has a peak-to-peak jitter of 17ps, the power dissipation is 22mW, the output frequency is 1.25GHZ
author2 Su, Chau-Chin
author_facet Su, Chau-Chin
Kung, Fan-Hsiang
孔繁祥
author Kung, Fan-Hsiang
孔繁祥
spellingShingle Kung, Fan-Hsiang
孔繁祥
All Digital Phase-Locked Loop With Programmable Phase Injection Locking
author_sort Kung, Fan-Hsiang
title All Digital Phase-Locked Loop With Programmable Phase Injection Locking
title_short All Digital Phase-Locked Loop With Programmable Phase Injection Locking
title_full All Digital Phase-Locked Loop With Programmable Phase Injection Locking
title_fullStr All Digital Phase-Locked Loop With Programmable Phase Injection Locking
title_full_unstemmed All Digital Phase-Locked Loop With Programmable Phase Injection Locking
title_sort all digital phase-locked loop with programmable phase injection locking
publishDate 2009
url http://ndltd.ncl.edu.tw/handle/51857591927968419002
work_keys_str_mv AT kungfanhsiang alldigitalphaselockedloopwithprogrammablephaseinjectionlocking
AT kǒngfánxiáng alldigitalphaselockedloopwithprogrammablephaseinjectionlocking
AT kungfanhsiang jùkědiàobiànxiāngwèizhùrùsuǒdìngzhīquánshùwèisuǒxiānghuílù
AT kǒngfánxiáng jùkědiàobiànxiāngwèizhùrùsuǒdìngzhīquánshùwèisuǒxiānghuílù
_version_ 1717761330864193536