The design of Lateral Schottky Barrier Diode in 0.35um and 0.25um BCD process
碩士 === 國立清華大學 === 電子工程研究所 === 97 === In this thesis, the development of integrated Schottky barrier diode (SBD) in 0.35um and 0.25um BCD technology is described. In order to improve the breakdown voltage, the trade off between on-resistance, and reverse leakage current, we use the simulation tools t...
Main Authors: | Huang, Chien-Hao, 黃建豪 |
---|---|
Other Authors: | Gong, Jeng |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/58684087085956113901 |
Similar Items
-
The DC Characteristic Analysis of 0.25um BCD Process BJT Devices
by: Jian-Rong Li, et al.
Published: (2007) -
The design of high current gain BJT and JFET in 0.25um BCD process
by: Yen-Hung Lin, et al.
Published: (2008) -
Development and Optimization of LVNMOS, HV and UHV NLDMOS Device Based on 0.35um BCD Process Technology
by: VASANTHA KUMAR V N, et al.
Published: (2013) -
20-60V NLDMOS low on-resistance device based on 0.25um BCD process Technology
by: Manoj Kumar, et al.
Published: (2012) -
The 0.35um CMOS Current Mirror Design and Analysis
by: 黃建銘
Published: (2011)