A 1.2V 5.1GHz BIST Triple-State Very Fast Locking with Fractional-Spur-Eliminated PLL

A 1.2V 5.1GHz BIST Triple-State Very Fast Locking with Fractional-Spur-Eliminated PLL

碩士 === 國立清華大學 === 電機工程學系 === 97 ===

Bibliographic Details
Main Authors:	Chiu, Shih-Wen, 邱仕文
Other Authors:	Chang, Tsin-Yuan
Format:	Others
Language:	en_US
Published:	2009
Online Access:	http://ndltd.ncl.edu.tw/handle/68058924044739688950

Similar Items

5.5GHz Fast Lock All Digital PLL Design
by: Chia-Chun - Lin, et al.
Published: (2016)

Design of Fast-Locking PLL Combined with DLL for 1.8 GHz Wireless Communication System
by: Ting-LinWu, et al.
Published: (2015)

A Fast Lock Technique for the 5Ghz Wide band PLL Frequency Synthesizer Design
by: Guan-Wei Ke, et al.
Published: (2013)

Fast locking PLL with all-digital locked-aid circuit
by: Fu-Jen Hsieh, et al.
Published: (2010)

Spur Reduction of 1.5GHz Frequency Synthesizer by using Delay-locked Loop techniques
by: Chia-hui Lin, et al.
Published: (2016)

Design of A PLL with Fast-Lock and Low Jitter
by: SHAO-KU KAO, et al.
Published: (2002)

AN ADAPTIVE BANDWIDTH AND STABLE CONTROL FOR FAST LOCKED PLL
by: Chien-Yu Wang, et al.
Published: (2008)

Spur reduction in PLL by phase error calibration
by: Shih Hong Jheng, et al.
Published: (2012)

High Performance PLL Design with BIST Structure for SOC Applications
by: Yiting Lai, et al.
Published: (2004)

Systematic Analysis of the Offset-PLL Output Spur Spectrum
by: 李青峰
Published: (2006)

Design and Implementation of 1-Volt GHz and Fast-Locking Phase-Locked Loop
by: Shu-Chang Kuo, et al.
Published: (2004)

Design and Simulation of Dual-Loop Charge-Pump PLL with Fast-Lock
by: Yu-hua Ma, et al.
Published: (2004)

A Fast-Lock Low-Jitter CMOS Phase-Locked Loop Design and It’s BIST Study
by: Shou-Chang Tsai, et al.
Published: (2003)

Fast Locking Adaptive PLL using Dual-Edge Phase-Frequency Detector
by: Yang, Bo-Min, et al.
Published: (2010)

A Fast Lock and Adjustable Dual-Slope PLL with an Automatic Current Controler
by: Chih Sheng Yang, et al.
Published: (2006)

24-GHz CMOS PLL-based Radar Sensor Integrated Circuit Design with Injection-locked Technique
by: Chia-TingChung, et al.
Published: (2018)

A Digital Control Adaptive PLL with Bandwidth Control Unit and Jitter Measurement BIST
by: Min-Hung Hu, et al.
Published: (2007)

Implementation of a Low-Power Fast-Locking 1.20GHz to 6.95GHz All Digital Phase Locked Loop
by: Wen, Hung-Yi, et al.
Published: (2013)

THE STUDY OF SPREAD SPECTRUM OF 1.5GHZ PLL WITH DIFFERENT MODULATION SIGNALS
by: Wei-Tse Weng, et al.
Published: (2018)

GHz PLL with Built-In Jitter Test Design
by: Shu-Yu Jiang, et al.
Published: (2003)

A 3GHz All-Digital Phase-Locked Loop with Random-Sampling Spur Suppression Technique
by: Lo, Kai-Yu, et al.
Published: (2013)

A 2.4 GHz Phase Locked Loop with Spur Reduction Using Frequency Expansion Technique
by: Kei–Hua Lu, et al.
Published: (2016)

Design of Injection-Locked Low Noise PLL
by: LIU,SHAO-CHUN, et al.
Published: (2016)

A Fast-Locking All-Digital PLL with 1ps resolution TDC using Calibrated Time Amplifier and Interpolation DCO
by: Hua, Yi-Hsiang, et al.
Published: (2015)

A Low-Jitter Self-Calibration PLL for 1GHz Clock Generator Application
by: 張貽翔
Published: (2013)

A 4.1 GHz–9.2 GHz Programmable Frequency Divider for Ka Band PLL Frequency Synthesizer
by: Yunrui Zhao, et al.
Published: (2020-10-01)

Design of a DCO for an All Digital PLL for the 60 GHz Band : Design of a DCO for an All Digital PLL for the 60 GHz Band
by: Balasubramanian, Manikandan, et al.
Published: (2013)

Design of a Fast-Locking 460.1MHz to 6.177GHz All-Digital Phase Locked Loop
by: Chen, Yi-Wei, et al.
Published: (2012)

Dual-mode Divide-by-3/-5 Direct Injection-Locked Frequency Divider and 24 GHz PLL in a CMOS Process
by: Sih-HanLi, et al.
Published: (2011)

A 0.02mm2 Sub-Sampling PLL with Spur Reduction Technique in 90nm CMOS Technology
by: You-Rong Qiu, et al.
Published: (2019)

Spurs Suppression Using Multi-Phase Rearrangement for 1.5GHz Frequency Synthesizer
by: Kun-Lung Tsai, et al.
Published: (2014)

5.6-GHz All Digital PLL Frequency Synthesizer
by: Chu-Yang Huang, et al.
Published: (2018)

A PLL-based 5GHz CMOS Frequency synthesizer
by: Shu--Min Chen, et al.
Published: (2002)

A 2.4 GHz CMOS FREQUENCY SYNTHESIZER BY PLL
by: Kuo-Chen Lu, et al.
Published: (2002)

A 76GHz PLL for mm-wave imaging applications
by: Nguyen, Khoa M., et al.
Published: (2012)

Spur-Suppression Multiplying Delay-Locked Loop
by: Chia Hsun Lee, et al.
Published: (2015)

A 10GHz PLL Phase Shifter Based Circuitry for Frequency Stabilization and Delay-Time Tuning of Mode-Locked Fiber Lasers
by: Wen-Chin Lee, et al.
Published: (2004)

BIST for Jitter Measurement of Charge-Pump Phase-Locked Loop
by: Lin, Kun-I, et al.
Published: (2009)

A 33 MHz Fast-Locking PLL with Programmable VCO and Automatic Band Selection for Clock Generator Application
by: Neeraj Agarwal, et al.
Published: (2021-07-01)

A Voltage-Controlled Tuning Loop for Adjustable Dual-Slope Charge-Pump to Achieve Fast Lock PLL
by: Chen Yu Wu, et al.
Published: (2006)