Design of a Network-on-Chip Architecture with Dynamically Reconfigurable Channels

Design of a Network-on-Chip Architecture with Dynamically Reconfigurable Channels

碩士 === 國立臺灣大學 === 電子工程學研究所 === 97 === A Bidirectional channel Network-on-Chip (BiNoC) architecture is proposed to enhance the performance of on-chip communication while supporting prioritized traffics in the network. The BiNoC allows each communication channel to be dynamically self-configured to t...

Full description

Bibliographic Details
Main Authors:	Shih-Hsin Lo, 羅士欣
Other Authors:	Sao-Jie Chen
Format:	Others
Language:	en_US
Published:	2009
Online Access:	http://ndltd.ncl.edu.tw/handle/41884582431000916895

Similar Items

A Novel Architecture and Routing Algorithm for Dynamic Reconfigurable Network-on-Chip
by: Wu, Li-Wei, et al.
Published: (2010)

Virtualization Architecture for Reconfigurable Network-on-Chip Systems
by: Kwuan-Wei Tseng, et al.
Published: (2015)

Dynamically reconfigurable network-on-chip
by: Beldachi, Arash Farhadi
Published: (2014)

Design of a Dynamic Self-Reconfigurable on-Chip Interconnection Network
by: Ying-Cherng Lan, et al.
Published: (2011)

Reconfigurable Processor Core Design for Network-on-a-Chip
by: Shih-Lun Chen, et al.
Published: (2004)

A reconfigurable SIMD architecture on-chip
by: Andersson, Johan, et al.
Published: (2006)

Design and implementation of low-latency, low-power reconfigurable on-chip networks
by: Chen, Chia-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2017)

A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip
by: Cédric Killian, et al.
Published: (2012-01-01)

Design of Priority Based Reconfigurable Router in Network on Chip
by: D. D. N. Ponkumar, et al.
Published: (2020-01-01)

Study on Reconfigurable Scheduling for Heterogeneous System-On-Chip Architecture
by: Chun-Ming Wu, et al.
Published: (2001)

The Chip Design of Reconfigurable Back Propagation Neural Network Processor
by: Tian-Chuan Kuo, et al.
Published: (2009)

Predictable and Adaptive Reconfigurable Network-on-Chip
by: Kuo-Cheng Chiang, et al.
Published: (2008)

Design and Implementation of a Reconfigurable Algorithmic Router for Irregular On-Chip Networks
by: Yi-Ling Huang, et al.
Published: (2014)

Study on Reconfigurable System-On-Chip Architecture Based on Dataflow Computing
by: Yen-Lin Lee, et al.
Published: (2001)

Towards Reconfigurable Lab-on-Chip Using Virtual Electrowetting Channels
by: Banerjee, Ananda
Published: (2013)

Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures
by: Ludovic Devaux, et al.
Published: (2010-01-01)

Dynamically Adjustable Routing Engine Design for Traffic-aware On-Chip Networking Systems
by: Shih-Cheng Chien, et al.
Published: (2006)

On Implementing Dynamically Reconfigurable Architectures
by: El-Boghdadi, Hatem Mahmoud El-Sayed
Published: (2003)

System level modeling of dynamic reconfigurable system-on-chip
by: Elena Suvorova, et al.
Published: (2015-04-01)

A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs
by: Hasan Irmak, et al.
Published: (2021-08-01)

An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing
by: Andrew G. Schmidt, et al.
Published: (2012-01-01)

Design and Implementation of Dynamic Reconfigurable Architecture Base on Embedded System
by: Chien-Kuei Chung, et al.
Published: (2004)

Design of Reliable and Secure Network-On-Chip Architectures
by: Ancajas, Dean Michael B
Published: (2015)

Design of Self-Repair Architecture for Network-on-Chip
by: kuan-yu chen, et al.
Published: (2016)

Architecture and physical design for advanced networks-on-chip
by: Jang, Woo Young
Published: (2011)

Architectural Design and Analysis for Optical Network on Chip
by: Yang, Tsung Ying, et al.
Published: (2011)

Architectures and Design Automation for Photonic Networks On Chip
by: Hendry, Gilbert R.
Published: (2011)

Algorithmic Virtual-Channel Routing for Irregular Mesh Network-On-Chip Architectures
by: Jing-Chiang Wang, et al.
Published: (2014)

Design of Adaptive Communication Channel for Network-on-Chip
by: Ting-Chang Wu, et al.
Published: (2010)

Run-time reconfigurable RTOS for reconfigurable Systems-on-Chip
by: Gotz, Marcelo
Published: (2015)

Run-time reconfigurable RTOS for reconfigurable Systems-on-Chip
by: Gotz, Marcelo
Published: (2015)

Run-time reconfigurable RTOS for reconfigurable Systems-on-Chip
by: Gotz, Marcelo
Published: (2015)

Design of a Reconfigurable LEON Architecture
by: Chin-An Lee, et al.
Published: (2005)

FPGA-Based Design of an Intelligent On-Chip Sensor Network Monitoring and Control Using Dynamically Reconfigurable Autonomous Sensor Agents
by: Sani Abba, et al.
Published: (2016-02-01)

Snap-On User-Space Manager for Dynamically Reconfigurable System-on-Chips
by: Andrea Guerrieri, et al.
Published: (2019-01-01)

An experimental investigation of dynamically reconfigurable computer network architectures through simulation
by: Venkateshwaran, Anjali
Published: (2014)

Learning-Based Reconfiguration of Network-on-Chip for Varying Processing Requirements
by: Jih-Sheng Shen, et al.
Published: (2013)

The Design and Verification of a Switch Architecture for Network-on-chip
by: Chin-wen Lee, et al.
Published: (2011)

Design methodology of vector unit architecture and dynamic reconfigurable vector registor design
by: LI, DE-CHENG, et al.
Published: (1989)

Design and Evaluation of Network-on-Chip Architectures for SoC Design
by: Chia-Ming Wu, et al.
Published: (2009)

Cannot write session to /tmp/vufind_sessions/sess_jf11m1cvnbpf4nvnp8a2bio6cf