Design of a Network-on-Chip Architecture with Dynamically Reconfigurable Channels
碩士 === 國立臺灣大學 === 電子工程學研究所 === 97 === A Bidirectional channel Network-on-Chip (BiNoC) architecture is proposed to enhance the performance of on-chip communication while supporting prioritized traffics in the network. The BiNoC allows each communication channel to be dynamically self-configured to t...
Main Authors: | Shih-Hsin Lo, 羅士欣 |
---|---|
Other Authors: | Sao-Jie Chen |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/41884582431000916895 |
Similar Items
-
A Novel Architecture and Routing Algorithm for Dynamic Reconfigurable Network-on-Chip
by: Wu, Li-Wei, et al.
Published: (2010) -
Virtualization Architecture for Reconfigurable Network-on-Chip Systems
by: Kwuan-Wei Tseng, et al.
Published: (2015) -
Dynamically reconfigurable network-on-chip
by: Beldachi, Arash Farhadi
Published: (2014) -
Design of a Dynamic Self-Reconfigurable on-Chip Interconnection Network
by: Ying-Cherng Lan, et al.
Published: (2011) -
Reconfigurable Processor Core Design for Network-on-a-Chip
by: Shih-Lun Chen, et al.
Published: (2004)