A High-Speed TCP Reassembly Architecture with Early Inspection Mechanism for Pattern Matching
碩士 === 國立臺灣大學 === 電機工程學研究所 === 97 === Network intrusion detection software is becoming insufficient while the traffic on the internet is increasing. As a result, developers seek to design internet specific intellectual circuits, often known as TCP offload engines (TOEs), to substitute for software s...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Online Access: | http://ndltd.ncl.edu.tw/handle/03067385995525283127 |
| Summary: | 碩士 === 國立臺灣大學 === 電機工程學研究所 === 97 === Network intrusion detection software is becoming insufficient while the traffic on the internet is increasing. As a result, developers seek to design
internet specific intellectual circuits, often known as TCP offload engines (TOEs), to substitute for software solutions. TCP reassembly, which is traditionally managed by operating system, plays an important role in the design of TOEs.
This thesis presents a hardware implementation of TCP reassembly system dedicated for pattern matching that utilizes the limited memory resources and a carefully designed scheduling mechanism that informs the pattern matching unit to inspect the packet payloads in the correct
order.
The proposed architecture achieves more than 5 Gbit/s throughput. It also presents a novel mechanism called early inspection to keep the receive buffer from being overwhelmed that packet-loss might cause to common TCP reassembly units.
|
|---|