DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
碩士 === 大同大學 === 電機工程學系(所) === 97 === A phase-locked loop (PLL) is a widely used circuit in modern radio communication systems. Traditionally, a PLL is made as an analog building block. However, integrating an analog PLL in a digital noisy systems-on-a -chip (SoC) environment is challenging. In addit...
Main Authors: | Sheng-Feng Hsu, 徐聖峰 |
---|---|
Other Authors: | Yaw-Fu Jan |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/48811008021719126435 |
Similar Items
-
DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Hung-ju Chang, et al.
Published: (2012) -
DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Wen-Jiun Huang, et al.
Published: (2011) -
DESIGN AND IMPLEMENTATION OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Cheng-Che Hsieh, et al.
Published: (2010) -
Portable Fast Locking All-Digital Phase-Lock Loop Circuit Design
by: Chia-Tsun Wu., et al.
Published: (2003) -
USE FPGA TO DESIGN THE ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Chuan-Yuan Sung, et al.
Published: (2010)