A Power Gating Design Methodology for Structured ASIC
碩士 === 元智大學 === 資訊工程學系 === 97 === With the advances in integrated circuit(IC) process, IC design issues that need to be handled will be more difficult. Since a chip consists of numerous pattern formational layers, mask cost becomes very large for an advanced manufacturing process. To reduce the cost...
Main Authors: | Sin-Yu Chen, 陳信宇 |
---|---|
Other Authors: | Roung-Bin Lin |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/51514981887898646468 |
Similar Items
-
A Low Power Design Methodology for Structured ASIC using Dual Supply Voltages
by: Kuen-Wey Lin, et al.
Published: (2009) -
Methodology and design flow for metal programmable structured ASIC.
Published: (2010) -
Three Input Look-up-Table Design for Structured ASICs
by: Yu-Chen Chen, et al.
Published: (2010) -
DESIGN OF STANDARD CELL ASIC’S USING SELF GATED RESONANT CLOCKED FLIP FLOP
by: Shilpa K.S, et al.
Published: (2020-03-01) -
On the design and evaluation of a programmable frequency generator ASIC for acoustic-wave sensor application
by: Yen-yu Chen, et al.
Published: (2011)