Performance study of applying RSCE and ABB techniques in nano-CMOS circuits
碩士 === 國立中正大學 === 電機工程所 === 98 === There are more special process procedures in nano era which changed the characteristic of semiconductor. The performance and energy consumption will get lost once designer still keep the same design technique without process consideration. A special byproduct calle...
Main Authors: | Shu-Yi Yang, 楊淑怡 |
---|---|
Other Authors: | Jinn-Shyan Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74518827501245327165 |
Similar Items
-
Using Simulation to Investigate RSCE and Vt roll-off Controls of 90 nm Node MOSFETs
by: Sheng-Jun Zhuang, et al.
Published: (2006) -
Using Simulation to Investigate and Control RSCE Effects of 28 nm nMOSFETs with HK/MG stack.
by: Jia-Siang Lan, et al. -
Evaluation and improvements of the short circuit test at ABB Machines
by: Englund, Nils
Published: (2014) -
A Case Study of ABB applied to BSC in Keelung Port
by: Yan-Cheng Liu, et al.
Published: (2004) -
Scattering-limited and ballistic transport in a nano-CMOS circuit
by: Saad, Ismail, et al.
Published: (2008)