A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 98 === In this thesis, a 6-bit 1GSPS Flash ADC is implemented, and a background offset calibration circuit is proposed to calibrate the offset of the preamplifier and the latch due to mismatch. By using the switches for resistor ladder, the 1LSB step-shifted voltage...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/96974104278031857942 |
id |
ndltd-TW-098NCKU5442003 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-098NCKU54420032015-10-13T18:25:53Z http://ndltd.ncl.edu.tw/handle/96974104278031857942 A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration 6位元1GSPS位階位移背景校正之快閃式類比數位轉換器 Ming-Chi Chiou 邱銘吉 碩士 國立成功大學 電機工程學系碩博士班 98 In this thesis, a 6-bit 1GSPS Flash ADC is implemented, and a background offset calibration circuit is proposed to calibrate the offset of the preamplifier and the latch due to mismatch. By using the switches for resistor ladder, the 1LSB step-shifted voltage from its reference voltage is generated. The probability of the input signal hitting into the same thermometer code would be not be the same in differential step-shifted. According to the output thermometer code and use the DAC with the ripple counter circuit to calibrate the offset. The two-level step-shifted method is proposed for higher resolution. A 6-bit 1G Sample/s flash ADC is implemented by TSMC 0.13um 1P8M CMOS process. Simulation results show that SNDR is 37dB with 441MHz input frequency at 1GHz sample rate. The power consumption is 13.2mW with a 1.2-V supply where output buffers are excluded. Tai-Haur Kuo 郭泰豪 2009 學位論文 ; thesis 88 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 98 === In this thesis, a 6-bit 1GSPS Flash ADC is implemented, and a background offset calibration circuit is proposed to calibrate the offset of the preamplifier and the latch due to mismatch. By using the switches for resistor ladder, the 1LSB step-shifted voltage from its reference voltage is generated. The probability of the input signal hitting into the same thermometer code would be not be the same in differential step-shifted. According to the output thermometer code and use the DAC with the ripple counter circuit to calibrate the offset. The two-level step-shifted method is proposed for higher resolution.
A 6-bit 1G Sample/s flash ADC is implemented by TSMC 0.13um 1P8M CMOS process. Simulation results show that SNDR is 37dB with 441MHz input frequency at 1GHz sample rate. The power consumption is 13.2mW with a 1.2-V supply where output buffers are excluded.
|
author2 |
Tai-Haur Kuo |
author_facet |
Tai-Haur Kuo Ming-Chi Chiou 邱銘吉 |
author |
Ming-Chi Chiou 邱銘吉 |
spellingShingle |
Ming-Chi Chiou 邱銘吉 A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration |
author_sort |
Ming-Chi Chiou |
title |
A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration |
title_short |
A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration |
title_full |
A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration |
title_fullStr |
A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration |
title_full_unstemmed |
A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration |
title_sort |
6-bit 1gsps flash adc with step-shifted background calibration |
publishDate |
2009 |
url |
http://ndltd.ncl.edu.tw/handle/96974104278031857942 |
work_keys_str_mv |
AT mingchichiou a6bit1gspsflashadcwithstepshiftedbackgroundcalibration AT qiūmíngjí a6bit1gspsflashadcwithstepshiftedbackgroundcalibration AT mingchichiou 6wèiyuán1gspswèijiēwèiyíbèijǐngxiàozhèngzhīkuàishǎnshìlèibǐshùwèizhuǎnhuànqì AT qiūmíngjí 6wèiyuán1gspswèijiēwèiyíbèijǐngxiàozhèngzhīkuàishǎnshìlèibǐshùwèizhuǎnhuànqì AT mingchichiou 6bit1gspsflashadcwithstepshiftedbackgroundcalibration AT qiūmíngjí 6bit1gspsflashadcwithstepshiftedbackgroundcalibration |
_version_ |
1718033573965987840 |