A 6-bit 1GSPS Flash ADC with Step-Shifted Background Calibration
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 98 === In this thesis, a 6-bit 1GSPS Flash ADC is implemented, and a background offset calibration circuit is proposed to calibrate the offset of the preamplifier and the latch due to mismatch. By using the switches for resistor ladder, the 1LSB step-shifted voltage...
Main Authors: | Ming-Chi Chiou, 邱銘吉 |
---|---|
Other Authors: | Tai-Haur Kuo |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/96974104278031857942 |
Similar Items
-
A 4-Bit 1GSPS Flash ADC with Step-Shifted Background Calibration
by: Jiun-Jie Liau, et al.
Published: (2008) -
A 6-bit 1GSPS Flash ADC with Background Offset Calibration
by: Chih-Kuo Sung, et al.
Published: (2008) -
Background Calibration of a 6-Bit 1Gsps Split-Flash ADC
by: Crasso, Anthony
Published: (2013) -
A 2 GSps, 8-Bit Folding and Interpolation ADC with Foreground Calibration in 90 nm CMOS Technology
by: Yi Zhang, et al.
Published: (2017-01-01) -
An 8-bit 1.6-GS/s Flash-SAR Time-Interleaved ADC with Background Offset Calibration
by: Yi-ShenCheng, et al.
Published: (2019)