Energy-efficient Instruction Delivery for Embedded Processors
博士 === 國立成功大學 === 電機工程學系碩博士班 === 98 === For an embedded processor, the efficiency of instruction delivery has attracted much attention since instruction cache accesses consume a great portion of the whole processor power dissipation. In this thesis, the previous works related to instruction delivery...
Main Authors: | Yi-YingTsai, 蔡宜穎 |
---|---|
Other Authors: | Chung-Ho Chen |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/13941559575589732065 |
Similar Items
-
Energy-Efficient Design for Highly-Associative Instruction Caches in Embedded Processors
by: Ming-Fong Lee, et al.
Published: (2007) -
Energy Efficient Dual Issue Embedded Processor
by: Hanni Lozano, et al.
Published: (2016-01-01) -
Design of an Embedded Superscalar Processor Compatible with the ARMv4 Instruction Set
by: Rong-yau Tsai, et al.
Published: (2004) -
Energy Efficient Code Compression Architecture for Embedded Processors
by: Ke-Chia Li, et al.
Published: (2006) -
Energy efficient instruction decoding in application: Specific instruction - set processors
by: Κάργας, Χρήστος
Published: (2013)