Family-based meta-heuristic algorithms for scheduling multiple in-line steppers in small-lot scenarios
碩士 === 國立交通大學 === 工業工程與管理學系 === 98 === An in-line stepper, a bottleneck machine in a semiconductor fab, may have capacity loss in a small-lot scenario. Prior studies have examined scheduling methods to reduce such a capacity loss. Yet, their contexts of study are relatively simplified, in contrast t...
Main Authors: | Hsieh, Pei-Yun, 謝佩芸 |
---|---|
Other Authors: | Wu, Muh-Cherng |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/16146311074104859305 |
Similar Items
-
A family-based GA algorithm for scheduling in-line stepper in small-lot scenarios
by: Lu, Chia-Wen, et al.
Published: (2009) -
Scheduling Semiconductor In-line Steppers in New Product/Process Introduction Scenarios
by: Chiou, Chie-Wun, et al.
Published: (2009) -
An Application of TOC for Lot Releasing and Dispatching Model under Stepper Group Limitation
by: Ching-Ming, Lee, et al.
Published: (2004) -
Lot Release and Dispatching Model in Photolithography Area under the Limitation of Stepper Grouping
by: Tsui-Ling Li, et al.
Published: (2000) -
Comparison of heuristics for an economic lot scheduling problem with deliberated coproduction
by: Pilar I. Vidal-Carreras, et al.
Published: (2009-12-01)