A 1.2V 10bits 100-MS/s Pipelined Analog-to-Digital Converter in 90 nm CMOS Technology
碩士 === 國立中山大學 === 資訊工程學系研究所 === 98 === The trend toward higher-level circuit integration is the result of demand for lower cost and smaller feature size. The goal of this trend is to have a single-chip solution, in which analog and digital circuits are placed on the same die with advanced CMOS techn...
Main Authors: | Chun-Tung Wu, 吳俊東 |
---|---|
Other Authors: | Ko-Chi Kuo |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/57294340146917364857 |
Similar Items
-
10-bit 100MS/s Pipeline Analog to Digital Converter
by: Cheng-Yuan Ku, et al.
Published: (2012) -
A 1.8V 10-Bit 100MS/s CMOS Pipeline Analog-to-Digital Converter
by: Chia-Hua Chang, et al.
Published: (2004) -
Layout Implementation of A 10-Bit 1.2 GS/s Digital-to-Analog Converter In 90nm CMOS
by: Chunchu, Vinay Kumar
Published: (2017) -
A 10-bit 100MS/s 1.58mW Successive-Approximation Register Analog-to-Digital Converters in 90 nm CMOS Technology
by: Yi-Ting Chen, et al.
Published: (2016) -
Design of a 10-Bit 100MS/s Pipeline Analog to Digital Converter
by: YI-Shun Huang, et al.
Published: (2015)