DESIGN AND IMPLEMENTATION OF PIPELINEDAES-OCB ALGORITHM
碩士 === 大同大學 === 電機工程學系(所) === 98 === In this thesis, we introduce the Rijndael mathematical preliminaries. We also introduce the AES and OCB mode algorithm. In the thesis, which designed a high speed, 5-stage pipelined AES-OCB cipher. All of the modules in this chip are described by using Verilog la...
Main Authors: | Wei-Teng Li, 李瑋騰 |
---|---|
Other Authors: | Yaw-Fu Jan |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/95001270942634595135 |
Similar Items
-
IMPLEMENTATION OF HIGH SPEED ARCHITECTURE FOR AES-OCB ALGORITHM
by: Yu-Chieh Lin, et al.
Published: (2009) -
An FPGA design and implementation of the AES in OCB mode of operation
by: Yu-Tang Chang, et al.
Published: (2005) -
DPA Protected Implementation of OCB and COLM Authenticated Ciphers
by: Mohsen Jahanbani, et al.
Published: (2019-01-01) -
Electro-Optical Design on Transflective OCB LCD
by: Rui-Jie Xiang, et al.
Published: (2005) -
OCB Through Cultural Lenses: Exploring the Relations Among Personality, OCB and Cultural Values
by: Xu, Xian
Published: (2004)