Live Block-aware Cache Optimizations
碩士 === 元智大學 === 資訊工程學系 === 98 === To tackle the memory wall issue, cache memory is utilized to minimize the performance gap between CPU and memory. Since 2000s, the dead block prediction technique has been proposed to identify dead block as early as possible and to guide the cache behavior. In this...
Main Authors: | Po-Yang Hsu, 許博揚 |
---|---|
Other Authors: | Yi-Yu Liu |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/33261175298779528006 |
Similar Items
-
Exploration of cache architecture and design optimization for performance, power, thermal issues in VLSI technology
by: Hsu, Po-Yang, et al.
Published: (2014) -
Reconfigurable Cache Memory Mechanism for Integral Image andIntegral Histogram Applications
by: Po-Hao Hsu, et al.
Published: (2011) -
User-Centric Delay-Aware Joint Caching and User Association Optimization in Cache-Enabled Wireless Networks
by: Wenpeng Jing, et al.
Published: (2019-01-01) -
Optimizing query processing in cache-aware wireless sensor networks
by: Alencar, Romulo Alexandre Ellery de
Published: (2010) -
High-Endurance Hybrid Cache Design in CMP Architecture with Cache Partitioning and Access-Aware Policy
by: Shun-MingSyu, et al.
Published: (2013)