Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application

碩士 === 元智大學 === 資訊工程學系 === 98 === This paper raises an image processing application which utilizes a platform of dynamic real-time partial reconfiguration. Initially, design a platform of dynamic real-time partial reconfiguration platform and hereby use it to conduct image processing of dilation and...

Full description

Bibliographic Details
Main Authors: Hsin-I Lo, 羅信易
Other Authors: Chao-Jang Hwang
Format: Others
Language:zh-TW
Published: 2010
Online Access:http://ndltd.ncl.edu.tw/handle/70588048564477845138
id ndltd-TW-098YZU05392063
record_format oai_dc
spelling ndltd-TW-098YZU053920632015-10-13T18:20:57Z http://ndltd.ncl.edu.tw/handle/70588048564477845138 Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application 即時動態部分重組態平台實現數位影像處理之應用 Hsin-I Lo 羅信易 碩士 元智大學 資訊工程學系 98 This paper raises an image processing application which utilizes a platform of dynamic real-time partial reconfiguration. Initially, design a platform of dynamic real-time partial reconfiguration platform and hereby use it to conduct image processing of dilation and erosion as exemplifications here[1].In the algorithm of image processing, morphing of dilation and erosion would be functions of Maximum Filter and Minimum Filter respectively. The platform of real-time partial reconfiguration is composed of a Microprocessor (MicroBlaze)[2] as the core of this system and of both Maximum and Minimum Filters, formed with two modules which are respectively built according to the differences of them executing comparator and are switched to the region based on the concept of partial reconfiguration. On the side of implementation, the Microprocessor (MicroBlaze) is designed in Xilinx XPS 9.2[3] and functions of two filters are programmed by Verilog in Xilinx ISE 9.2i. Eventually, implement the function of system onto Xilinx Virtex-5 ML-506[4] as verification. Chao-Jang Hwang 黃朝章 2010 學位論文 ; thesis 42 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 元智大學 === 資訊工程學系 === 98 === This paper raises an image processing application which utilizes a platform of dynamic real-time partial reconfiguration. Initially, design a platform of dynamic real-time partial reconfiguration platform and hereby use it to conduct image processing of dilation and erosion as exemplifications here[1].In the algorithm of image processing, morphing of dilation and erosion would be functions of Maximum Filter and Minimum Filter respectively. The platform of real-time partial reconfiguration is composed of a Microprocessor (MicroBlaze)[2] as the core of this system and of both Maximum and Minimum Filters, formed with two modules which are respectively built according to the differences of them executing comparator and are switched to the region based on the concept of partial reconfiguration. On the side of implementation, the Microprocessor (MicroBlaze) is designed in Xilinx XPS 9.2[3] and functions of two filters are programmed by Verilog in Xilinx ISE 9.2i. Eventually, implement the function of system onto Xilinx Virtex-5 ML-506[4] as verification.
author2 Chao-Jang Hwang
author_facet Chao-Jang Hwang
Hsin-I Lo
羅信易
author Hsin-I Lo
羅信易
spellingShingle Hsin-I Lo
羅信易
Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application
author_sort Hsin-I Lo
title Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application
title_short Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application
title_full Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application
title_fullStr Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application
title_full_unstemmed Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application
title_sort real-time dynamic partial reconfiguration platform for implementation digital image processing application
publishDate 2010
url http://ndltd.ncl.edu.tw/handle/70588048564477845138
work_keys_str_mv AT hsinilo realtimedynamicpartialreconfigurationplatformforimplementationdigitalimageprocessingapplication
AT luóxìnyì realtimedynamicpartialreconfigurationplatformforimplementationdigitalimageprocessingapplication
AT hsinilo jíshídòngtàibùfēnzhòngzǔtàipíngtáishíxiànshùwèiyǐngxiàngchùlǐzhīyīngyòng
AT luóxìnyì jíshídòngtàibùfēnzhòngzǔtàipíngtáishíxiànshùwèiyǐngxiàngchùlǐzhīyīngyòng
_version_ 1718030562983149568